International Journal of Reconfigurable Computing / 2017 / Article / Fig 1

Research Article

Exploring Shared SRAM Tables in FPGAs for Larger LUTs and Higher Degree of Sharing

Figure 1

(a) LUTs with shared SRAM vectors and (b) CN logic.

We are committed to sharing findings related to COVID-19 as quickly as possible. We will be providing unlimited waivers of publication charges for accepted research articles as well as case reports and case series related to COVID-19. Review articles are excluded from this waiver policy. Sign up here as a reviewer to help fast-track new submissions.