Exploring Shared SRAM Tables in FPGAs for Larger LUTs and Higher Degree of Sharing

Figure 1

(a) LUTs with shared SRAM vectors and (b) CN logic.