Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2017, Article ID 7021056, 9 pages
https://doi.org/10.1155/2017/7021056
Research Article

Exploring Shared SRAM Tables in FPGAs for Larger LUTs and Higher Degree of Sharing

1Karachi Institute of Economics and Technology, Karachi, Pakistan
2Umm Al-Qura University, Makkah, Saudi Arabia

Correspondence should be addressed to Ali Asghar; moc.liamg@98rahgsaila

Received 8 January 2017; Accepted 23 April 2017; Published 13 June 2017

Academic Editor: Seda Ogrenci-Memik

Copyright © 2017 Ali Asghar et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. V. Betz, J. Rose, and A. Marquardt, “Architecture and CAD for Deep-Submicron FPGAs,” Kluwer Academic Publishers, Norwell, MA, USA, 1999. View at Google Scholar
  2. I. Kuon and J. Rose, Quantifying and Exploring the Gap between FPGAs and ASICs, Springer Science and Business Media, 2010.
  3. V. Betz and J. Rose, “How much logic should go in an FPGA logic block,” Design & Test of Computers, IEEE, vol. 15, no. 1, pp. 10–15, 1998. View at Publisher · View at Google Scholar
  4. E. Ahmed and J. Rose, “The effect of LUT and cluster size on deep-submicron FPGA performance and density,” in Proceedings of the ACM/SIGDA 8th International Symposium on FPGAs, 2000.
  5. A. DeHon, “Balancing Interconnect and Computation in a Reconfigurable Computing Array (or, why you do not really want 100% LUT utilization),” in Proceedings of the ACM/SIGDA 7th International Symposium on FPGAs, Montery, CA, USA, 1999.
  6. A. Marquardt, V. Betz, and J. Rose, “Using Cluster-Based Logic blocks to improve FPGA Speed and Density,” in Proceedings of the ACM/SIGDA 7th International Symposium on FPGAs, pp. 203–213, Monterey, CA, USA, 2000. View at Publisher · View at Google Scholar
  7. J. Rose and S. Brown, “Flexibility of interconnection structures in field-programmable gate arrays,” IEEE Journal of Solid State Circuit, vol. 26, no. 3, 1991. View at Google Scholar
  8. G. Lemieux and D. Lewis, “Using sparse crossbars within LUT,” in Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays, 2001.
  9. Y. Okamoto, Y. Ichinomiya, M. Amagasaki, M. Iida, and T. Sueyoshi, “COGRE: a configuration memory reduced reconfigurable logic cell architecture for area minimization,” Field Programmable Logic and Applications (FPL), pp. 304–309, 2010. View at Publisher · View at Google Scholar
  10. B. K. I. Ahmadpour and H. Asadi, “An efficient reconfigurable architecture by characterizing most frequent logic functions,” Field Programmable Logic and Applications (FPL), 2015. View at Google Scholar
  11. Z. Zilic and Z. Vranesic, “Using decision diagrams to design ULMs for FPGAs,” IEEE Transactions on Computers, vol. 47, no. 9, pp. 971–982, 1998. View at Publisher · View at Google Scholar
  12. A. Ahari, B. Khaleghi, Z. Ebrahimi, H. Asadi, and M. B. Tahoori, “Towards dark silicon era in FPGAs using complementary hard logic design,” Field Programmable Logic and Applications (FPL), pp. 1–6, 2014. View at Publisher · View at Google Scholar
  13. V. P. Correia and A. I. Reis, “Classifying n-input Boolean functions,” VII Workshop Iberchip, 2001. View at Google Scholar
  14. S. Kimura, T. Horiyama, M. Nakanishi, and H. Kajihara, “Folding of logic functions and its application to look up table compaction,” in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD '02), pp. 694–697, San Jose, CA, USA, 2002. View at Publisher · View at Google Scholar
  15. J. Meyer and F. Kocan, “Sharing of SRAM tables among NPN-equivalent LUTs in SRAM-based FPGAs,” IEEE Transactions on Very Large Scale Integration Systems (VLSI), vol. 15, p. 15, 2007. View at Google Scholar
  16. Q. Zhao, K. Yanagida, M. Amagasaki, M. Iida, M. Kuga, and T. Sueyoshi, “A logic cell architecture exploiting the shannon expansion for the reduction of configuration memory,” Field Programmable Logic and Applications (FPL), pp. 1–6, 2014. View at Publisher · View at Google Scholar
  17. J. H. Anderson and Q. Wang, “Area-efficient FPGA logic elements: Architecture and synthesis,” in Proceedings of the 16th Asia and South Pacific Design Automation Conference, pp. 369–375, Yokohama, Japan, 2011. View at Publisher · View at Google Scholar
  18. J. Luu, J. Goeders, M. Wainberg et al., “VTR 7.0: Next generation architecture and CAD system for FPGAs,” ACM Transactions on Reconfigurable Technology and Systems (TRETS), vol. 7, no. 2, 2014. View at Publisher · View at Google Scholar · View at Scopus
  19. G. Lemieux, E. Lee, M. Tom et al., “Directional and single-driver wires in FPGA interconnect,” in Proceedings of the International Conference on Field Programmable Technology (ICFPT), pp. 41–48, Brisbane, NSW, Australia, 2004. View at Publisher · View at Google Scholar
  20. Z. Huang, L. Wang, Y. Nasikovskiy et al., “Fast Boolean matching based on NPN classification,” in Proceedings of the International Conference on Field Programmable Technology (ICFPT), pp. 310–313, Kyoto, Japan, 2013. View at Publisher · View at Google Scholar
  21. A. Asghar, M. M. Iqbal, W. Ahmed et al., “Exploring shared SRAM tables among NPN equivalent large LUTs in SRAM-based FPGAs,” in International Conference on Field Programmable Technology (ICFPT), pp. 229–232, Xi'an, China, 2016. View at Publisher · View at Google Scholar
  22. Berkeley Logic Synthesis and Verification Group, ABC: System for Sequential Synthesis and Verification, http://www-cad.eecs.berkeley.edu/alanmi/abc.
  23. Y. Marquardt, V. Betz, and J. Rose, “Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density,” in Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, 1999.
  24. Intelligent FPGA Architecture Repository (iFAR), http://www.eecg.toronto.edu/vpr/architectures.
  25. Predictive Technology Model (PTM), http://www.eas.asu.edu/ptm.
  26. E. Ahmed and J. Rose, “The Effect of LUT and Cluster Size on Deep-Submicron FPGA Performance and Density,” IEEE Transactions on Very Large Scale Integration Systems (VLSI), vol. 12, no. 3, 2004. View at Google Scholar
  27. Xilinx Inc., Programmable Logic Data Book, 1996.