Figure 2: Clock generation and synchronization requirement for an 8-channel OSCR using FPGA as a master clock.