Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2017, Article ID 7802735, 8 pages
https://doi.org/10.1155/2017/7802735
Research Article

Challenges in Clock Synchronization for On-Site Coding Digital Beamformer

Department of Electrical and Computer Engineering, Florida International University, Miami, FL 33174, USA

Correspondence should be addressed to Satheesh Bojja Venkatakrishnan; ude.uso@1.nanhsirkataknevajjob

Received 30 May 2017; Revised 27 August 2017; Accepted 17 September 2017; Published 25 October 2017

Academic Editor: John Kalomiros

Copyright © 2017 Satheesh Bojja Venkatakrishnan et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. A. A. Nasir, S. Durrani, H. Mehrpouyan, S. D. Blostein, and R. A. Kennedy, “Timing and carrier synchronization in wireless communication systems: a survey and classification of research in the last 5 years,” EURASIP Journal on Wireless Communications and Networking, vol. 2016, no. 1, article 180, 2016. View at Publisher · View at Google Scholar · View at Scopus
  2. C. Winstead and M. E. Hamoui, “Reducing clock jitter by using Muller-C elements,” IEEE Electronics Letters, vol. 45, no. 3, pp. 150-151, 2009. View at Publisher · View at Google Scholar · View at Scopus
  3. P. Poshala and P. Shetty, “Synchronizing the giga-sample ADCs interfaced with multiple FPGAs,” Application Report SLAA643, Texas Instruments, Dallas, Tex, USA, 2014. View at Google Scholar
  4. K. Pekar and A. Oz, “Synchronizing sample clocks of a data converter array,” Technical Article, Analog Devices, Norwood, Mass, USA, http://www.analog.com/en/technical-articles/synchronizing-sample-clocks-of-a-data-converter-array.html.
  5. J. Dedić, A. Hasanović, D. Golob, and M. Pleško, “Extremely low-jitter FPGA based synchronization timing system,” in Proceedings of the IEEE Particle Accelerator Conference (PAC '07), pp. 296–298, Albuquerque, NM, USA, June 2007. View at Publisher · View at Google Scholar · View at Scopus
  6. C. Y. Wu, J. Chen, K. H. Hu et al., “RF reference distribution and timing system for the taiwan photon source,” in Proceedings of the 10th European Workshop on Beam Diagnostics and Instrumentation for Particle Accelerators (DIPAC '11), Hamburg , Germany, May 2011.
  7. S. Li, W. Wan, and L. Pan, “A practical method of clock synchronization in 2-out-of-3 system,” in Proceedings of the IET International Communication Conference on Wireless Mobile and Computing (CCWMC '11), pp. 304–306, Shanghai, China, November 2011. View at Publisher · View at Google Scholar · View at Scopus
  8. E. A. Alwan, A. A. Akhiyat, W. Khalil, and J. L. Volakis, “Analytical and experimental evaluation of a novel wideband digital beamformer with on-site coding,” Journal of Electromagnetic Waves and Applications, vol. 28, no. 12, pp. 1401–1429, 2014. View at Publisher · View at Google Scholar · View at Scopus
  9. S. B. Venkatakrishnan, D. K. Papantonis, A. A. Akhiyat, E. A. Alwan, and J. L. Volakis, “Experimental validation of on-site coding digital beamformer with ultra-wideband antenna arrays,” IEEE Transactions on Microwave Theory and Techniques, vol. 99, pp. 1–10, 2017. View at Publisher · View at Google Scholar
  10. S. B. Venkatakrishnan, A. A. Akhiyat, E. A. Alwan, and J. L. Volakis, “Dual-band validation of on-site coding receiver using ultra-wideband antenna array at C, X and Ku-bands,” in Proceedings of the 2016 IEEE Antennas and Propagation Society International Symposium (APSURSI '16), pp. 1655-1656, Fajardo, Puerto Rico, July 2016. View at Publisher · View at Google Scholar · View at Scopus
  11. E. A. Alwan, S. B. Venkatakrishnan, A. A. Akhiyat, W. Khalil, and J. L. Volakis, “Phase error evaluation in a two-path receiver front-end with on-site coding,” IEEE Access, vol. 3, pp. 55–63, 2015. View at Publisher · View at Google Scholar · View at Scopus
  12. J. M. Castillo-Secilla, F. León, J. Olivares, and J. M. Palomares, “Multiplicative composition of clock-skew components for improving time synchronisation,” IEEE Electronics Letters, vol. 51, no. 13, pp. 991–993, 2015. View at Publisher · View at Google Scholar · View at Scopus
  13. S. B. Venkatakrishnan, E. A. Alwan, and J. L. Volakis, “Clock synchronization challenges for on-site coding digital beamformer,” in Proceedings of the 2017 IEEE International Symposium on Antennas and Propagation (APSURSI '17), San Diego, Calif, USA, July 2017.
  14. W. Kester, “Converting oscillator phase noise to time jitter,” Tutorial MT-008, Analog Devices, Norwood, Mass, USA, http://www.analog.com/media/en/training-seminars/tutorials/MT-008.pdf.
  15. S. B. Venkatakrishnan, A. Akhiyat, E. A. Alwan, and J. L. Volakis, “Multiband and multibeam direction of arrival estimation using on-site coding digital beamformer,” IEEE Antennas and Wireless Propagation Letters, vol. 16, pp. 2332–2335, 2017. View at Publisher · View at Google Scholar