(a) DRAM hierarchy
(b) Single DRAM bank
(c) Row buffer hit and miss
Figure 2: (a) An overview of the DRAM hierarchy. (b) Image showing the structure of a single DRAM bank. (c) Flow chart explaining additional latency introduced when a new row has to be referred to in the row buffer to access a specific element.