International Journal of Reconfigurable Computing / 2018 / Article / Tab 5

Research Article

Design of FPGA-Based Accelerator for Convolutional Neural Network under Heterogeneous Computing Framework with OpenCL

Table 5

The optimization results.

Optimization MethodsFFsLUTsDSPsBlock RAMsTime(ms)

Baseline53608793161850.4

Loop Pipeline53748814161850.0

Loop Unroll553310214161827.9

Article of the Year Award: Outstanding research contributions of 2020, as selected by our Chief Editors. Read the winning articles.