Toward the Implementation of an ASIC-Like System on FPGA for Real-Time Video Processing with Power Reduction

Figure 1

Block diagram of implemented design.