Figure 4: Block diagram of the hardware accelerator.