International Journal of Reconfigurable Computing / 2018 / Article / Tab 1

Research Article

RP-Ring: A Heterogeneous Multi-FPGA Accelerator

Table 1

The parameters of the boards.

Board Main chipHard CPULogic cellsFlip flopBlock RAMDSP sliceMemory access bandwidth (theoretical)Connection

ZedboardXC7Z020Cortex A9 Dual Core85,000106,400560 Kb2208.5 GB/sEthernet
KC705XC7K325TNo326,080407,6004000 Kb84012.8 GB/sEthernet and SMA
XUPV5XC5VLX110TNo46,08028,8001728 Kb483.2 GB/sEthernet and SMA
Gemini-1XC6VLX365T ×2No364,032 each455,040 each14,976 Kb each576 each12.8 GB/s eachSMA
Jetson-TK1 (host computer)Tegra K1Cortex A15 Quard CoreEthernet

We are committed to sharing findings related to COVID-19 as quickly as possible. We will be providing unlimited waivers of publication charges for accepted research articles as well as case reports and case series related to COVID-19. Review articles are excluded from this waiver policy. Sign up here as a reviewer to help fast-track new submissions.