FPGA Implementation of Reconfigurable Finite State Machine with Input Multiplexing Architecture Using Hungarian Method

Figure 2

Flow chart for iterative greedy heuristic based Hungarian algorithm.