Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2018 (2018), Article ID 6831901, 15 pages
https://doi.org/10.1155/2018/6831901
Research Article

FPGA Implementation of Reconfigurable Finite State Machine with Input Multiplexing Architecture Using Hungarian Method

Department of ECE, SRM University, Kattankulathur, Chennai 603203, India

Correspondence should be addressed to P. Aruna Priya; ni.ca.vinumrs.rtk@p.ayirpanura

Received 25 July 2017; Revised 27 October 2017; Accepted 16 November 2017; Published 10 January 2018

Academic Editor: Michael Hübner

Copyright © 2018 Nitish Das and P. Aruna Priya. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. J. Glaser, M. Damm, J. Haase, and C. Grimm, “TR-FSM: Transition-based Reconfigurable finite state machine,” ACM Transactions on Reconfigurable Technology and Systems (TRETS), vol. 4, no. 3, article no. 23, 2011. View at Publisher · View at Google Scholar · View at Scopus
  2. A. Karatkevich, Design of Reconfigurable Logic Controllers, vol. 45, springer, Berlin, Germany, 2016.
  3. J. Wu, D. Yang, and Z. Chen, “Design and application of multi-stage reconfigurable signal processing flow on FPGA,” Computers and Electrical Engineering, vol. 42, pp. 1–11, 2015. View at Publisher · View at Google Scholar · View at Scopus
  4. E. De Lucas, M. Sanchez-Elez, and I. Pardines, “DSPONE48: A methodology for automatically synthesize HDL focus on the reuse of DSP slices,” Journal of Parallel and Distributed Computing, vol. 106, pp. 132–142, 2017. View at Publisher · View at Google Scholar · View at Scopus
  5. M. Nandini Priya and R. Brindha, “An enhanced architecture for high performance BIST TPG,” in Proceedings of the 2nd IEEE International Conference on Innovations in Information, Embedded and Communication Systems, ICIIECS 2015, pp. 1–6, Coimbatore, India, March 2015. View at Publisher · View at Google Scholar · View at Scopus
  6. K. Mielcarek, A. Barkalov, and L. Titarenko, “Designing LUT-based mealy FSM with transformation of collections of output functions,” in Proceedings of the 5th International Conference on Modern Circuits and Systems Technologies, MOCAST 2016, pp. 1–4, Thessaloniki, Greece, May 2016. View at Publisher · View at Google Scholar · View at Scopus
  7. R. Senhadji-Navarro, I. García-Vargas, G. Jiménez-Moreno, and A. Civit-Ballcels, “ROM-based FSM implementation using input multiplexing in FPGA devices,” IEEE Electronics Letters, vol. 40, no. 20, pp. 1249–1251, 2004. View at Publisher · View at Google Scholar · View at Scopus
  8. A. Klimowicz, V. Solov'Ev, and T. Grzes, “Minimization method of finite state machines for low power design,” in Proceedings of the 18th Euromicro Conference on Digital System Design, DSD 2015, pp. 259–262, Funchal, Portugal, August 2015. View at Publisher · View at Google Scholar · View at Scopus
  9. S. N. Pradhan and P. Choudhury, “Low power and high testable Finite State Machine synthesis,” in Proceedings of the International Conference and Workshop on Computing and Communication, IEMCON 2015, pp. 1–5, Canada, October 2015. View at Publisher · View at Google Scholar · View at Scopus
  10. I. Garcia-Vargas and R. Senhadji-Navarro, “Finite state machines with input multiplexing: A performance Study,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 34, no. 5, pp. 867–871, 2015. View at Publisher · View at Google Scholar · View at Scopus
  11. R. Senhadji-Navaro and I. Garcia-Vargas, “high-speed and area-efficient reconfigurable multiplexer bank for RAM-based finite state machine implementations,” Journal of Circuits, Systems and Computers, vol. 24, no. 7, Article ID 1550101, 2015. View at Publisher · View at Google Scholar · View at Scopus
  12. V. Sklyarov and I. Skliarova, “Synthesis of parallel hierarchical finite state machines,” in Proceedings of the 2013 21st Iranian Conference on Electrical Engineering, ICEE 2013, Iran, May 2013. View at Publisher · View at Google Scholar · View at Scopus
  13. S. Gupta, V. Pareek, S. C. Jain, and D. Jain, “Realization of sequential reversible circuit from finite state machine,” in Proceedings of the International Computer Science and Engineering Conference, ICSEC 2014, pp. 458–463, Khon Kaen, Thailand, August 2014. View at Publisher · View at Google Scholar · View at Scopus
  14. M. Barketau, E. Pesch, and Y. Shafransky, “Minimizing maximum weight of subsets of a maximum matching in a bipartite graph,” Discrete Applied Mathematics, vol. 196, pp. 4–19, 2015. View at Publisher · View at Google Scholar · View at Scopus
  15. K. Date and R. Nagi, “GPU-accelerated Hungarian algorithms for the linear assignment problem,” Parallel Computing, vol. 57, pp. 52–72, 2016. View at Publisher · View at Google Scholar · View at MathSciNet
  16. J. Dutta and S. C. Pal, “A note on Hungarian method for solving assignment problem,” Journal of Information and Optimization Sciences, vol. 36, no. 5, pp. 451–459, 2015. View at Publisher · View at Google Scholar · View at MathSciNet
  17. V. Stozhkov, V. Boginski, O. . Prokopyev, and E. L. Pasiliao, “A simple greedy heuristic for linear assignment interdiction,” Annals of Operations Research, vol. 249, no. 1-2, pp. 39–53, 2017. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  18. S. K. Ramadoss, A. P. Singh, and I. K. G. Mohiddin, “An evolutionary heuristic algorithm for the assignment problem,” OPSEARCH, vol. 51, no. 4, pp. 589–602, 2014. View at Publisher · View at Google Scholar · View at Scopus
  19. T. N. Grzes and V. V. Solov’ev, “Minimization of power consumption of finite state machines by splitting their internal states,” Journal of Computer and Systems Sciences International, vol. 54, no. 3, pp. 367–374, 2015. View at Publisher · View at Google Scholar · View at Scopus
  20. V. Salauyou, “Synthesis of high-speed finite state machines in FPGAs by state splitting,” in Computer Information Systems and Industrial Management: 15th IFIP TC8 International Conference, CISIM 2016, K. Saeed and W. Homenda, Eds., vol. 9842 of Lecture Notes in Computer Science, pp. 741–751, Springer International Publishing, Vilnius, Lithuania, 2016. View at Publisher · View at Google Scholar
  21. https://people.engr.ncsu.edu/brglez/CBL/benchmarks/LGSynth89/fsmexamples/.
  22. T. Villa and A. Sangiovanni-Vincentelli, “NOVA: State assignment of finite state machines for optimal two-level logic implementations,” in Proceedings of the 26th ACM/IEEE Design Automation Conference, pp. 327–332, June 1989. View at Scopus
  23. A. H. El-Maleh, “Majority-based evolution state assignment algorithm for area and power optimisation of sequential circuits,” IET Computers & Digital Techniques, vol. 10, no. 1, pp. 30–36, 2016. View at Publisher · View at Google Scholar · View at Scopus
  24. A. H. El-Maleh, “A probabilistic pairwise swap search state assignment algorithm for sequential circuit optimization,” Integration, the VLSI Journal, vol. 56, pp. 32–43, 2017. View at Publisher · View at Google Scholar · View at Scopus