Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2018 (2018), Article ID 8785903, 11 pages
https://doi.org/10.1155/2018/8785903
Research Article

Reconfigurable Network Stream Processing on Virtualized FPGA Resources

1University of Bristol, Bristol, UK
2University College London, London, UK

Correspondence should be addressed to Qianqiao Chen; ku.ca.lotsirb@nehc.oaiqnaiq

Received 27 September 2017; Accepted 30 January 2018; Published 25 February 2018

Academic Editor: Michael Hübner

Copyright © 2018 Qianqiao Chen et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. “Software-Defined Networking (SDN) Definition,” Open Networking Foundation. [Online]. Available: https://www.opennetworking.org/sdn-definition/. [Accessed: 26-Sep-2017].
  2. “Network Function Virtualization,” ETSI. [Online]. Available: http://www.etsi.org/technologies-clusters/technologies/nfv. [Accessed: 26-Sep-2017].
  3. N. McKeown, T. Anderson, H. Balakrishnan et al., “OpenFlow: enabling innovation in campus networks,” Computer Communication Review, vol. 38, no. 2, pp. 69–74, 2008. View at Publisher · View at Google Scholar
  4. D. Kreutz, F. M. V. Ramos, P. E. Veríssimo, C. E. Rothenberg, S. Azodolmolky, and S. Uhlig, “Software-defined networking: a comprehensive survey,” Proceedings of the IEEE, vol. 103, no. 1, pp. 14–76, 2015. View at Publisher · View at Google Scholar · View at Scopus
  5. B. Pfaff et al., “The Design and Implementation of Open vSwitch,” in Proceedings of the 12th USENIX Conference on Networked Systems Design and Implementation, pp. 117–130, CA, USA, 2015.
  6. “Network Functions Virtualisation White Paper 1,” ETSI. [Online]. Available: https://portal.etsi.org/NFV/NFV_White_Paper.pdf. [Accessed: 13-Sep-2017].
  7. H. Koumaras, C. Sakkas, M. A. Kourtis, C. Xilouris, V. Koumaras, and G. Gardikis, “Enabling agile video transcoding over SDN/NFV-enabled networks,” in Proceedings of the International Conference on Telecommunications and Multimedia, TEMU, pp. 1–5, Greece, July 2016. View at Publisher · View at Google Scholar · View at Scopus
  8. R. Mijumbi, J. Serrat, J. Gorricho, N. Bouten, F. De Turck, and R. Boutaba, “Network function virtualization: state-of-the-art and research challenges,” IEEE Communications Surveys & Tutorials, vol. 18, no. 1, pp. 236–262, 2016. View at Publisher · View at Google Scholar
  9. Y. Li and M. Chen, “Software-defined network function virtualization: a survey,” IEEE Access, vol. 3, pp. 2542–2553, 2015. View at Publisher · View at Google Scholar
  10. A. Blenk, A. Basta, M. Reisslein, and W. Kellerer, “Survey on network virtualization hypervisors for software defined networking,” IEEE Communications Surveys & Tutorials, vol. 18, no. 1, pp. 655–685, 2016. View at Publisher · View at Google Scholar
  11. “Network Functions Virtualisation White Paper 3,” ETSI. [Online]. Available: https://portal.etsi.org/Portals/0/TBpages/NFV/Docs/NFV_White_Paper3.pdf. [Accessed: 13-Sep-2017].
  12. N. Zilberman, P. M. Watts, C. Rotsos, and A. W. Moore, “Reconfigurable network systems and software-defined networking,” Proceedings of the IEEE, vol. 103, no. 7, pp. 1102–1124, 2015. View at Publisher · View at Google Scholar · View at Scopus
  13. C. H. Huang and P. A. Hsiung, “Hardware resource virtualization for dynamically partially reconfigurable systems,” IEEE Embedded Systems Letters, vol. 1, no. 1, pp. 19–23, 2009. View at Publisher · View at Google Scholar · View at Scopus
  14. S. A. Fahmy, K. Vipin, and S. Shreejith, “Virtualized FPGA accelerators for efficient cloud computing,” in Proceedings of the IEEE 7th International Conference on Cloud Computing Technology and Science (CloudCom '15), pp. 430–435, Vancouver, Canada, November 2015. View at Publisher · View at Google Scholar
  15. O. Knodel, P. Lehmann, and R. G. Spallek, “RC3E: Reconfigurable accelerators in data centres and their provision by adapted service models,” in Proceedings of the 9th International Conference on Cloud Computing, CLOUD 2016, pp. 19–26, USA, July 2016. View at Publisher · View at Google Scholar · View at Scopus
  16. J. Yang, L. Yan, L. Ju, Y. Wen, S. Zhang, and T. Chen, “Homogeneous NoC-based FPGA: The foundation for virtual FPGA,” in The Foundation for Virtual FPGA,” in 10th IEEE International Conference on Computer and Information Technology, pp. 62–67, UK, July 2010. View at Publisher · View at Google Scholar · View at Scopus
  17. H. L. Kidane, E.-B. Bourennane, and G. Ochoa-Ruiz, “NoC Based Virtualized Accelerators for Cloud Computing,” in Proceedings of the 10th IEEE International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2016, pp. 133–137, France, September 2016. View at Publisher · View at Google Scholar · View at Scopus
  18. Q. Chen, V. Mishra, and G. Zervas, “Reconfigurable computing for network function virtualization: A protocol independent switch,” in Proceedings of the International Conference on Reconfigurable Computing and FPGAs, ReConFig 2016, Mexico, December 2016. View at Publisher · View at Google Scholar · View at Scopus
  19. M. K. Papamichael and J. C. Hoe, “CONNECT: re-examining conventional wisdom for designing nocs in the context of FPGAs,” in Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '12), pp. 37–46, ACM, February 2012. View at Publisher · View at Google Scholar · View at Scopus
  20. M. Papamichael, “CONNECT: CONfigurable NEtwork Creation Tool.” [Online]. Available: http://users.ece.cmu.edu/~mpapamic/connect/. [Accessed: 26-Sep-2017].
  21. Stanford Concurrent VLSI Architecture Group, “Enabling Technology for On-Chip Networks.” [Online]. Available: http://nocs.stanford.edu/cgi-bin/trac.cgi/wiki/WikiStart. [Accessed: 26-Sep-2017].
  22. A. Monemi, C. Y. Ooi, and M. N. Marsono, “Low latency Network-on-Chip router microarchitecture using request masking technique,” International Journal of Reconfigurable Computing, vol. 2015, Article ID 570836, 13 pages, 2015. View at Publisher · View at Google Scholar · View at Scopus
  23. A. Monemi, J. W. Tang, M. Palesi, and M. N. Marsono, “ProNoC: A low latency network-on-chip based many-core system-on-chip prototyping platform,” Microprocessors and Microsystems, vol. 54, pp. 60–74, 2017. View at Publisher · View at Google Scholar · View at Scopus
  24. N. Zilberman, Y. Audzevich, G. A. Covington, and A. W. Moore, “NetFPGA SUME: Toward 100 Gbps as research commodity,” IEEE Micro, vol. 34, no. 5, article no. 61, pp. 32–41, 2014. View at Publisher · View at Google Scholar · View at Scopus