Dimension Reduction Using Quantum Wavelet Transform on a High-Performance Reconfigurable Computer

Figure 6

Emulation architectures for the (a) 2D input permutation, (b) 2D-Haar kernel, and (c) 2D output permutation.

(a)

(b)

(c)