Automatic Pipelining and Vectorization of Scientific Code for FPGAs

Figure 10

TIR code of the Coriolis example. It shows 3 kernels connected in a coarse-grained pipeline in a top kernel, which is connected to global memory streams in the main function (not shown).