FPGA Implementation of A Algorithm for Real-Time Path Planning

Figure 10

Design space exploration for the nodes cache. The size of cache line indicates the number of nodes in one cache line. The y coordinate indicates the clock cycles of memory time when cache misses.