FPGA Implementation of A Algorithm for Real-Time Path Planning

Figure 8

An example of inserting and popping out nodes in the OPEN list.