Research Article

FPGA Implementation of A Algorithm for Real-Time Path Planning

Table 3

Summarization of synthesis results.

CellsUsedAvailableUtilization (%)

Slice registers5093050840010
Slice LUTs13457825420052
Block RAMs147951.8
Maximum frequency255.188 MHz