Design of High-Speed Adders for Efficient Digital Design Blocks

Figure 1

Schematic of bit generate circuit using CMOS and transmission design style.

(a)

(b)