Design of High-Speed Adders for Efficient Digital Design Blocks

Figure 13

Schematic of 16-bit Han-Carlson adder using transmission gates.