Table of Contents
ISRN Electronics
Volume 2012 (2012), Article ID 435209, 15 pages
http://dx.doi.org/10.5402/2012/435209
Research Article

High-Gain Power-Efficient Front- and Back-End Designs for a 90 nm Transmit-Reference Receiver

Department of Electrical and Electronic Engineering, Bangladesh University of Engineering and Technology, Dhaka 1000, Bangladesh

Received 7 September 2012; Accepted 24 September 2012

Academic Editors: S. Gift, S. Hall, and P. Wachulak

Copyright © 2012 Apratim Roy. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. B. Park, K. Lee, and S. Choi, “A receiver front-end design in 0.13 μm CMOS for multiband OFDM UWB system,” in Proceedings of the Asia Pacific Microwave Conference (APMC '09), pp. 241–244, December 2009. View at Publisher · View at Google Scholar · View at Scopus
  2. C. W. Kim, M. S. Kang, P. T. Anh, H. T. Kim, and S. G. Lee, “An ultra-wideband CMOS low noise amplifier for 3-5-GHz UWB system,” IEEE Journal of Solid-State Circuits, vol. 40, no. 2, pp. 544–547, 2005. View at Publisher · View at Google Scholar · View at Scopus
  3. A. Ismail and A. A. Abidi, “A 3.1- To 8.2-GHz zero-IF receiver and direct frequency synthesizer in 0.18-μm SiGe BiCMOS for mode-2 MB-OFDM UWB communication,” IEEE Journal of Solid-State Circuits, vol. 40, no. 12, pp. 2573–2582, 2005. View at Publisher · View at Google Scholar · View at Scopus
  4. M. C. Ha, Y. J. Park, and Y. S. Eo, “A 3–5 GHz non-coherent IR-UWB receiver,” Journal of Semiconductor Technology and Science, vol. 8, no. 4, pp. 277–282, 2008. View at Google Scholar
  5. Q. H. Dang, A. Trindade, A. J. Van Der Veen, and G. Leus, “Signal model and receiver algorithms for a transmit-reference ultra-wideband communication system,” IEEE Journal on Selected Areas in Communications, vol. 24, no. 4, pp. 773–779, 2006. View at Publisher · View at Google Scholar · View at Scopus
  6. M. R. Casu and G. Durisi, “Implementation aspects of a transmitted-reference UWB receiver,” Wireless Communications and Mobile Computing, vol. 5, no. 5, pp. 537–549, 2005. View at Publisher · View at Google Scholar · View at Scopus
  7. B. Leung, VLSI for Wireless Communication, Prentice Hall, India, New Delhi, 1st edition, 2002.
  8. A. Roy, S. M. S. Rashid, M. A. Arafat, and A. B. M. H. Rashid, “Design of a wideband delay element for transmitted reference UWB receivers,” in Proceedings of the 6th International Conference on Electrical and Computer Engineering (ICECE '10), pp. 97–100, December 2010. View at Publisher · View at Google Scholar · View at Scopus
  9. Z.-Y. Huang, “A Ka-band CMOS low-noise amplifier for Ka-band communication system,” in Proceedings of the World Congress on Engineering and Computer Science, pp. 1–4, October 2010.
  10. Y.-C. Chen, C. H. Wang, and Y.-S. Lin, “Low-power 24 GHz CMOS receiver front-end using isolation enhancement technique for automatic radar systems,” Microwave and Optical Technology Letters, vol. 54, no. 6, pp. 1471–1476, 2012. View at Google Scholar
  11. T. P. Wang, “A low-voltage low-power K-band CMOS LNA using DC-current-path split technology,” IEEE Microwave and Wireless Components Letters, vol. 20, no. 9, pp. 519–521, 2010. View at Publisher · View at Google Scholar · View at Scopus
  12. F. S. Mitra, “On optimal data detection for UWB transmitted reference system,” in Proceedings of the Global Telecommunications Conference, pp. 764–768, San Francisco, Calif, USA, December 2003.
  13. R. T. Hoctor and H. W. Tomlinson, “Delay-hopped transmitted reference RF communications,” in Proceedings of the IEEE Conference on Ultra Wideband Systems and Technologies, pp. 265–270, Baltimore, Md, USA, 2002.
  14. A. Schranzhofer, Y. Wang, and A. J. Van Der Veen, “Acquisition for a transmitted reference UWB receiver,” in Proceedings of the IEEE International Conference on Ultra-Wideband (ICUWB '08), pp. 149–152, September 2008. View at Publisher · View at Google Scholar · View at Scopus
  15. Q. H. Dang and A. J. van der Veen, “A decorrelating multiuser receiver for transmit-reference UWB systems,” IEEE Journal on Selected Topics in Signal Processing, vol. 1, no. 3, pp. 431–442, 2007. View at Publisher · View at Google Scholar · View at Scopus
  16. Q. H. Dang, A. Trindade, A. J. Van Der Veen, and G. Leus, “Signal model and receiver algorithms for a transmit-reference ultra-wideband communication system,” IEEE Journal on Selected Areas in Communications, vol. 24, no. 4, pp. 773–779, 2006. View at Publisher · View at Google Scholar · View at Scopus
  17. J. Foerster, “Report on channel modeling,” IEEE P802.15 standard for Wireless Personal Area Networks, 2005.
  18. H. K. Chiou, H. Y. Liao, and K. C. Liang, “Compact and low power consumption K-band differential low-noise amplifier design using transformer feedback technique,” IET Microwaves, Antennas and Propagation, vol. 2, no. 8, pp. 871–879, 2008. View at Publisher · View at Google Scholar · View at Scopus
  19. M. El-Nozahi, A. A. Helmy, E. Sánchez-Sinencio, and K. Entesari, “An inductor-less noise-cancelling broadband low noise amplifier with composite transistor pair in 90 nm CMOS technology,” IEEE Journal of Solid-State Circuits, vol. 46, no. 5, pp. 1111–1122, 2011. View at Publisher · View at Google Scholar · View at Scopus
  20. X. Guo and K. K. O, “A power efficient differential 20-GHz low noise amplifier with 5.3-GHz 3-dB bandwidth,” IEEE Microwave and Wireless Components Letters, vol. 15, no. 9, pp. 603–605, 2005. View at Publisher · View at Google Scholar · View at Scopus
  21. K. W. Yu, Y. Lu, D. Huang, D. C. Chang, V. Liang, and M. F. Chang, “A 26 GHz low-noise amplifier in 0.18μm CMOS technology,” in Proceedings of the IEEE International Symposium on Electron Devices Microwave Optoelectronic Applications, pp. 93–98, 2003.
  22. S. M. Shahriar Rashid, A. Roy, S. N. Ali, and A. B. M. H. Rashid, “Design of A 21 GHz UWB differential low noise amplifier using .13μm CMOS process,” in Proceedings of the 12th International Symposium on Integrated Circuits (ISIC '09), pp. 538–541, December 2009. View at Scopus
  23. D. K. Shaeffer and T. H. Lee, “A 1.5-V, 1.5-GHz CMOS low noise amplifier,” IEEE Journal of Solid-State Circuits, vol. 32, no. 5, pp. 745–759, 1997. View at Google Scholar · View at Scopus
  24. H. Samavati, H. R. Rategh, and H. Lee Thomas, “A 5-GHz CMOS wireless LAN receiver front end,” IEEE Journal of Solid-State Circuits, vol. 35, no. 5, pp. 765–772, 2000. View at Google Scholar · View at Scopus
  25. A. Laknaur, R. Xiao, and H. Wang, “A programmable window comparator for analog online testing,” in Proceedings of the 25th IEEE VLSI Test Symposium (VTS '07), pp. 119–124, May 2007. View at Publisher · View at Google Scholar · View at Scopus
  26. A. Roy, “A window detection technique with adjustable threshold for transmitted reference receivers,” submitted to Central European Journal of Engineering.
  27. B. A. Floyd, L. Shi, Y. Taur, I. Lagnado, and K. K. O, “A 15-GHz wireless interconnect implemented in a 0.18-μm CMOS technology using integrated transmitters, receivers, and antennas,” in Proceedings of the VLSI Circuits Symposium, pp. 155–158, June 2001. View at Scopus
  28. Y. H. Yu, Y. J. E. Chen, and D. Heo, “A 0.6-V low power UWB CMOS LNA,” IEEE Microwave and Wireless Components Letters, vol. 17, no. 3, pp. 229–231, 2007. View at Publisher · View at Google Scholar · View at Scopus
  29. F. Zhang and P. R. Kinget, “Low-power programmable gain CMOS distributed LNA,” IEEE Journal of Solid-State Circuits, vol. 41, no. 6, pp. 1333–1343, 2006. View at Publisher · View at Google Scholar · View at Scopus
  30. R. L. Wang, M. C. Lin, C. F. Yang, and C. C. Lin, “A IV 3.1-10.6 GHz full-band cascoded UWB LNA with resistive feedback,” in Proceedings of the IEEE Conference on Electron Devices and Solid-State Circuits (EDSSC '07), pp. 1021–1023, December 2007. View at Publisher · View at Google Scholar · View at Scopus
  31. H. Zhang, X. Fan, and E. S. Sinencio, “A low-power, linearized, ultra-wideband LNA design technique,” IEEE Journal of Solid-State Circuits, vol. 44, no. 2, pp. 320–330, 2009. View at Publisher · View at Google Scholar · View at Scopus
  32. S. C. Blaakmeer, E. A. M. Klumperink, D. M. W. Leenaerts, and B. Nauta, “Wideband balun-LNA with simultaneous output balancing, noise-canceling and distortion-canceling,” IEEE Journal of Solid-State Circuits, vol. 43, no. 6, pp. 1341–1350, 2008. View at Publisher · View at Google Scholar · View at Scopus
  33. D. Im, I. Nam, H. T. Kim, and K. Lee, “A wideband CMOS low noise amplifier employing noise and IM2 distortion cancellation for a digital TV tuner,” IEEE Journal of Solid-State Circuits, vol. 44, no. 3, pp. 686–698, 2009. View at Publisher · View at Google Scholar · View at Scopus
  34. W. H. Chen, G. Liu, B. Zdravko, and A. M. Niknejad, “A highly linear broadband CMOS LNA employing noise and distortion cancellation,” IEEE Journal of Solid-State Circuits, vol. 43, no. 5, pp. 1164–1175, 2008. View at Publisher · View at Google Scholar · View at Scopus
  35. G. Zare Fatin, Z. D. Koozehkanani, and H. Sjöland, “A 90 nm CMOS + 11 dbm IIP3 4 mW dual-band LNA for cellular handsets,” IEEE Microwave and Wireless Components Letters, vol. 20, no. 9, pp. 513–515, 2010. View at Publisher · View at Google Scholar · View at Scopus
  36. H.-C. Lee, C. -Shiun Wang, and C. -Kuang Wang, “A 0.22.6 GHz wideband noise-reduction Gm-boosted LNA,” IEEE Microwave and Wireless Components Letters, vol. 22, pp. 269–271, 2012. View at Google Scholar
  37. X. Wang, J. Sturm, and N. Yan, “0.63-GHz wideband receiver RF front-end with a feedforward noise and distortion cancellation resistive-feedback LNA,” IEEE Tranactions on Microwave Theory and Techniques, vol. 60, pp. 387–392, 2012. View at Google Scholar
  38. K. H. Chen and S. I. Liu, “Inductorless wideband CMOS low-noise amplifiers using noise-canceling technique,” IEEE Transactions on Circuits and Systems I, vol. 59, pp. 305–314, 2012. View at Google Scholar
  39. A. Ismail and M. Elmasry, “A 6-bit 1.6-GS/s low-power wideband flash ADC converter in 0.13-μm CMOS technology,” IEEE Journal of Solid-State Circuits, vol. 43, no. 9, pp. 1982–1990, 2008. View at Publisher · View at Google Scholar · View at Scopus
  40. D. Choi, D. Kim, K. Cho, D. Kim, and M. Song, “A low noise 65nm 1.2V 7-bit 1GSPS CMOS folding A/D converter with a digital self-calibration technique,” in Proceedings of the International SoC Design Conference (ISOCC '10), pp. 194–197, November 2010. View at Publisher · View at Google Scholar · View at Scopus
  41. J. Lee, B. C. Michael, H. J. Park, and B. H. Park, “A 7b 1GS/s 60mW folding ADC in 65nm CMOS,” in Proceedings of the International SoC Design Conference (ISOCC '10), pp. 338–341, November 2010. View at Publisher · View at Google Scholar · View at Scopus
  42. I.-N. Ku, Z. Xu, Y.-C. Kuan, Y.-H. Wang, and M.-C. Frank Chang, “A 40-mW 7-bit 2.2-GS/s time-interleaved subranging ADC for low-power gigabit wireless communications in 65-nm CMOS,” in Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 1–4, September 2011.
  43. C. C. Hsu, C. C. Huang, Y. H. Lin et al., “A 7b 1.1GS/s reconfigurable time-interleaved ADC in 90nm CMOS,” in Proceedings of the Symposium on VLSI Circuits (VLSIC '07), pp. 66–67, June 2007. View at Publisher · View at Google Scholar · View at Scopus
  44. E. Alpman, H. Lakdawala, L. R. Carley, and K. Soumyanath, “A 1.1V 50mW 2.5GS/s 7b time-interleaved C-2C SAR ADC in 45nm LP digital CMOS,” in Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC '09), pp. 76–78, February 2009. View at Publisher · View at Google Scholar · View at Scopus
  45. J. Proesel, G. Keskin, J. O. Plouchart, and L. Pileggi, “An 8-bit 1.5GS/s flash ADC using post-manufacturing statistical selection,” in Proceedings of the 32nd Annual Custom Integrated Circuits Conference (CICC '10), pp. 1–4, September 2010. View at Publisher · View at Google Scholar · View at Scopus
  46. J. Yang, T. L. Naing, and B. Brodersen, “A 1-GS/s 6-bit 6.7-mW ADC in 65-nm CMOS,” in Proceedings of the IEEE Custom Integrated Circuits Conference (CICC '09), pp. 287–290, September 2009. View at Publisher · View at Google Scholar · View at Scopus
  47. R. C. Taft, P. A. Francese, M. R. Tursi et al., “A 1.8 V 1.0 GS/s 10b self-calibrating unified-folding-interpolating ADC With 9.1 ENOB at nyquist frequency,” IEEE Journal of Solid-State Circuits, vol. 44, no. 12, pp. 3294–3304, 2009. View at Publisher · View at Google Scholar · View at Scopus
  48. Y. Z. Lin, C. W. Lin, and S. J. Chang, “A 5-bit 3.2-GS/s flash ADC with a digital offset calibration scheme,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 18, no. 3, pp. 509–513, 2010. View at Publisher · View at Google Scholar · View at Scopus
  49. S. Park, Y. Palaskas, A. Ravi, R. E. Bishop, and M. P. Flynn, “A 3.5 GS/s 5-b flash ADC in 90 nm CMOS,” in Proceedings of the IEEE 2006 Custom Integrated Circuits Conference (CICC '06), pp. 489–492, September 2006. View at Publisher · View at Google Scholar · View at Scopus