Table of Contents
ISRN Electronics
Volume 2012 (2012), Article ID 473257, 7 pages
http://dx.doi.org/10.5402/2012/473257
Research Article

MOS Current Mode Logic with Capacitive Coupling

1Department of Electronics and Communication Engineering, Delhi Technological University, Delhi-110042, India
2Department of Electronics and Communication Engineering, Netaji Subhas Institute of Technology, New Delhi-110078, India

Received 31 August 2012; Accepted 19 September 2012

Academic Editors: D. Al-Khalili, G. Maruccio, and Z.-M. Tsai

Copyright © 2012 Kirti Gupta et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. J. M. Musicer and J. Rabaey, “MOS Current Mode Logic for low power, low noise CORDIC computation in mixed-signal environments,” in Proceedings of the Symposium on Low Power Electronics and Design (ISLPED '00), pp. 102–107, July 2000. View at Scopus
  2. S. Bruma, “Impact of on-chip process variations on MCML performance,” in Proceedings of the IEEE Conference on Systems-on-Chip, pp. 135–140, September 2003.
  3. M. Anis, M. Allam, and M. Elmasry, “Impact of technology scaling on CMOS logic styles,” IEEE Transactions on Circuits and Systems II, vol. 49, no. 8, pp. 577–588, 2002. View at Publisher · View at Google Scholar · View at Scopus
  4. M. Alioto and G. Palumbo, Model and Design of Bipolar and MOS Current-Mode logic (CML, ECL and SCL Digital Circuits), Springer, New York, NY, USA, 2005.
  5. O. Musa and M. Shams, “An efficient delay model for MOS current-mode logic automated design and optimization,” IEEE Transactions on Circuits and Systems I, vol. 57, no. 8, pp. 2041–2052, 2010. View at Publisher · View at Google Scholar · View at Scopus
  6. H. Hassan, M. Anis, and M. Elmasry, “MOS current mode circuits: analysis, design, and variability,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 8, pp. 885–898, 2005. View at Publisher · View at Google Scholar · View at Scopus
  7. J. B. Kim, “Low-power MCML circuit with sleep-transistor,” in Proceedings of the 8th IEEE International Conference on ASIC (ASICON '09), pp. 25–28, October 2009. View at Publisher · View at Google Scholar · View at Scopus
  8. T. K. Agarwal, A. Sawhney, A. K. Kureshi, and M. Hasan, “Performance comparison of static CMOS and MCML gates in sub-threshold region of operation for 32 nm CMOS technology,” in Proceedings of the International Conference on Computer and Communication Engineering, pp. 284–287, May 2008. View at Publisher · View at Google Scholar · View at Scopus
  9. M. Alioto and G. Palumbo, “Power-delay optimization of D-latch/MUX source coupled logic gates,” International Journal of Circuit Theory and Applications, vol. 33, no. 1, pp. 65–86, 2005. View at Publisher · View at Google Scholar · View at Scopus
  10. S. M. Kang and Y. Leblebici, CMOS Digital Integrated Circuits: Analysis and Design, Tata Mcgraw Hills, 3rd edition, 2006.
  11. M. Shams, J. C. Ebergen, and M. I. Elmasry, Asynchronous Circuits, John Wiley’s Encyclopedia of Electrical Engineering, 1999.
  12. I. E. Sutherland, “Micropipelines,” Communications of the ACM, vol. 32, no. 6, pp. 720–738, 1989. View at Publisher · View at Google Scholar · View at Scopus
  13. T. W. Kwan and M. Shams, “Design of multi-ghz asynchronous pipelined circuits in MOS current-mode logic,” in Proceedings of the 18th International Conference on VLSI Design: Power Aware Design of VLSI Systems, pp. 301–306, January 2005. View at Scopus