Table of Contents
ISRN Electronics
Volume 2012, Article ID 827452, 7 pages
http://dx.doi.org/10.5402/2012/827452
Research Article

Modelling, Design, and Performance Comparison of Triple Gate Cylindrical and Partially Cylindrical FinFETs for Low-Power Applications

1Department of Electronics and Communication Engineering, Motilal Nehru National Institute of Technology, Allahabad 211004, India
2RV VLSI Design Centre, CA 17, 36th Cross, Jayanagar Bangalore, Bangalore 560041, India
3Wipro VLSI, Electronic City, Bangalore 560100, India
4National Institute of Technology, Raipur 492010, India

Received 30 September 2012; Accepted 13 November 2012

Academic Editors: X. Kavousianos, J. Solsona, Y. Takahashi, and E. Tlelo-Cuautle

Copyright © 2012 Sanjeev Rai et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. A. Kranti and G. A. Armstrong, “Performance assessment of nanoscale double- and triple-gate FinFETs,” Semiconductor Science and Technology, vol. 21, no. 4, pp. 409–421, 2006. View at Publisher · View at Google Scholar · View at Scopus
  2. International Technology Roadmap for Semiconductor, http://www.itrs.net/.
  3. V. Kilchytska, N. Collaert, R. Rooyackers, D. Lederer, J.-P. Raskin, and D. Flandre, “Perspective of FinFETs for analog applications,” in Proceedings of the 34th European Solid-State Device Research Conference (ESSCIRC '04), vol. 48, pp. 65–68, September 2004. View at Scopus
  4. A. Dixit, A. Kottantharayil, N. Collaert, M. Goodwin, M. Jurczak, and K. De Meyer, “Analysis of the parasitic S/D resistance in multiple-gate FETs,” IEEE Transactions on Electron Devices, vol. 52, no. 6, pp. 1132–1140, 2005. View at Publisher · View at Google Scholar · View at Scopus
  5. D. Lederer, B. Parvais, A. Mercha et al., “Dependence of FinFET RF performance on fin width,” in Proceedings of the 6th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (Sirfn '06), pp. 8–11, January 2006. View at Publisher · View at Google Scholar · View at Scopus
  6. M. Mehrad and A. A. Orouji, “Partially cylindrical fin field-effect transistor: a novel device for nanoscale applications,” IEEE Transactions on Device and Materials Reliability, vol. 10, no. 2, pp. 271–275, 2010. View at Publisher · View at Google Scholar · View at Scopus
  7. M. Poljak, V. Jovanović, and T. Suligoj, “Suppression of corner effects in wide-channel triple-gate bulk FinFETs,” Microelectronic Engineering, vol. 87, no. 2, pp. 192–199, 2010. View at Publisher · View at Google Scholar · View at Scopus
  8. Sentaurus TCAD Manuals, http://www.synopsys.com/.
  9. H. Gesch, J. P. Leburton, and G. E. Dorda, “Generation of interface states by hot hole injection in MOSFETs,” IEEE Transactions on Electron Devices, vol. ED-29, no. 5, pp. 913–918, 1982. View at Google Scholar · View at Scopus
  10. V. Narendar, R. W. Dattatray, S. Rai, and R. A. Mishra, “Design of high performance digital logic circuits based on FinFET technology,” International Journal of Computer Applications, vol. 41, no. 20, 2012. View at Google Scholar
  11. Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, Cambridge University Press, Cambridge, UK, 1998.
  12. J. Kedzierski, M. Ieong, E. Nowak et al., “Extension and source/drain design for high-performance FinFET devices,” IEEE Transactions on Electron Devices, vol. 50, no. 4, pp. 952–958, 2003. View at Publisher · View at Google Scholar · View at Scopus