Table of Contents
ISRN Electronics
Volume 2013, Article ID 271316, 7 pages
http://dx.doi.org/10.1155/2013/271316
Research Article

Leakage Power Analysis of Domino XOR Gate

Department of Electronics and Communication, M.N.N.I.T, Allahabad 211004, India

Received 23 November 2012; Accepted 13 December 2012

Academic Editors: M. Hopkinson and V. McGahay

Copyright © 2013 A. K. Pandey et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. S. S. Mishra, S. Wairya, R. K. Nagaria, and S. Tiwari, “New deisgn methodologies for high speed low power XOR-XNOR circuits,” Journal of World Academy of Science, Engineering and Technology, vol. 55, no. 35, pp. 200–206, 2009. View at Google Scholar
  2. S. R. Chowdhary, A. Banerjee, A. Roy, and H. Saha, “A high speed 8 transistor full adder design using novel 3 transistor XOR gates,” International Journal of Electrical and Computer Engineering, vol. 3, no. 12, pp. 784–790, 2008. View at Google Scholar
  3. S. Wairya, R. K. Nagaria, and S. Tiwari, “Comparative performance analysis of XOR-XNOR function based high speed CMOS full adder circuits for low voltage VLSI design,” International Journal of VLSI Design and Communication Systems, vol. 3, no. 2, pp. 221–242, 2012. View at Publisher · View at Google Scholar
  4. S. Wairya, G. Singh, Vishant, R. K. Nagaria, and S. Tiwari, “Design Analysis of XOR, (4T) based voltage CMOS full adder cell,” in Proceedings of IEEE International Conference on Current Trends in Technology (NUiCONE '11), pp. 1–7, Institute of Technology, Nirma University, Ahmedabad, India, December 2011.
  5. J. Wang, N. Gong, L. Hou, X. Peng, S. Geng, and W. Wu, “Low power and high performance dynamic CMOS XOR/XNOR gate design,” Microelectronic Engineering, vol. 88, no. 8, pp. 2781–2784, 2011. View at Publisher · View at Google Scholar · View at Scopus
  6. B. Guo, T. Ma, and Y. Zhang, “Design of a novel domino XNOR gate for 32 nm-node CMOS technology,” IEEE Proceedings, pp. 1–4, 2011. View at Google Scholar
  7. S. Wairya, R. K. Nagaria, and S. Tiwari, “Performance analysis of high speed hybrid CMOS full adder circuits for low voltage VLSI design,” VLSI Design, vol. 2012, Article ID 173079, 18 pages, 2012. View at Publisher · View at Google Scholar
  8. A. Keshavarzi, S. Narendra, S. Borkar, C. Hawkins, K. Roy, and V. De, “Technology scaling behavior of optimum reverse body bias for standby leakage power reduction in CMOS IC's,” in Proceedings of the International Conference on Low Power Electronics and Design (ISLPED '99), pp. 252–254, August 1999. View at Scopus
  9. A. Abdollahi, F. Fallah, and M. Pedram, “Leakage current reduction in CMOS VLSI circuits by input vector control,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 2, pp. 140–154, 2004. View at Publisher · View at Google Scholar · View at Scopus
  10. S. Heo and K. Asanović, “Leakage-biased domino circuits for dynamic fine-grain leakage reduction,” in Proceedings of Symposium on VLSI Circuits Digest of Technical Papers, pp. 316–319, Honolulu, Hawaii, USA, June 2002. View at Scopus
  11. J. T. Kao and A. P. Chandrakasan, “Dual-threshold voltage techniques for low-power digital circuits,” IEEE Journal of Solid-State Circuits, vol. 35, no. 7, pp. 1009–1018, 2000. View at Publisher · View at Google Scholar · View at Scopus
  12. V. Kursun and E. G. Friedman, “Sleep switch dual threshold voltage domino logic with reduced standby leakage current,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 5, pp. 485–496, 2004. View at Publisher · View at Google Scholar · View at Scopus
  13. Z. Liu and V. Kursun, “Sleep switch dual threshold voltage domino logic with reduced subthreshold and gate oxide leakage current,” Microelectronics Journal, vol. 37, no. 8, pp. 812–820, 2006. View at Publisher · View at Google Scholar · View at Scopus
  14. Z. Liu and V. Kursun, “PMOS-only sleep switch dual-threshold voltage domino logic in sub-65-nm CMOS technologies,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 15, no. 12, pp. 1311–1319, 2007. View at Publisher · View at Google Scholar · View at Scopus
  15. Z. Liu and V. Kursun, “Leakage power characteristics of dynamic circuits in nanometer CMOS technologies,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 53, no. 8, pp. 692–696, 2006. View at Publisher · View at Google Scholar · View at Scopus
  16. Z. Liu and V. Kursun, “Shifted leakage power characteristics of dynamic circuits due to gate oxide tunneling,” in Proceedings of IEEE International SOC Conference, pp. 151–154, Herndon, Va, USA, September 2005. View at Scopus
  17. J. Wang, N. Gong, L. Hou, X. Peng, R. Sridhar, and W. Wu, “Leakage current, active power, and delay analysis of dynamic dual VtCMOS circuits under P-V-T fluctuations,” Microelectronics Reliability, vol. 51, pp. 1498–1502, 2011. View at Publisher · View at Google Scholar
  18. N. Gong, B. Guo, J. Lou, and J. Wang, “Analysis and optimization of leakage current characteristics in sub-65 nm dual Vt footed domino circuits,” Microelectronics Journal, vol. 39, no. 9, pp. 1149–1155, 2008. View at Publisher · View at Google Scholar · View at Scopus
  19. Berkeley Predictive Technology Model (BPTM), http://ptm.asu.edu/.