A High-Efficient Multi-Output Mixed Dynamic/Static Single-Bit Adder Cell

Figure 7

The proposed Multi-output mixed dynamic/static full adder.