A High-Efficient Multi-Output Mixed Dynamic/Static Single-Bit Adder Cell

Figure 9

Delay versus load capacitors.