Table of Contents
ISRN Electronics
Volume 2013 (2013), Article ID 376869, 8 pages
http://dx.doi.org/10.1155/2013/376869
Research Article

A High-Efficient Multi-Output Mixed Dynamic/Static Single-Bit Adder Cell

1Department of Computer Engineering, Science and Research Branch, Islamic Azad University, Tehran 1477893855, Iran
2Department of Computer Engineering, Shahr-e-Qods Branch, Islamic Azad University, Tehran 37541-374, Iran
3Department of Electrical and Computer Engineering, University of California, Irvine, CA 92697, USA
4Faculty of Electrical and Computer Engineering, Shahid Beheshti University, G.C., Tehran 1983963113, Iran

Received 30 April 2013; Accepted 29 July 2013

Academic Editors: H. J. De Los Santos, M. Hopkinson, and H. Kim

Copyright © 2013 Shima Mehrabi et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. S. Lin, Y.-B. Kim, and F. Lombardi, “A novel CNTFET-based ternary logic gate design,” in Proceedings of the IEEE International Midwest Symposium on Circuits and Systems (MWSCAS '09), pp. 435–438, Cancun, Mexico, August 2009. View at Publisher · View at Google Scholar · View at Scopus
  2. A. K. A. El-Seoud, M. El-Banna, and M. A. Hakim, “On modelling and characterization of single electron transistor,” International Journal of Electronics, vol. 94, no. 6, pp. 573–585, 2007. View at Publisher · View at Google Scholar · View at Scopus
  3. K. Navi, R. Farazkish, S. Sayedsalehi, and M. Rahimi Azghadi, “A new quantum-dot cellular automata full-adder,” Microelectronics Journal, vol. 41, no. 12, pp. 820–826, 2010. View at Publisher · View at Google Scholar · View at Scopus
  4. M. Moradi, R. Faghih Mirzaee, M. H. Moaiyeri, and K. Navi, “An applicable high-efficient CNTFET-based full adder cell for practical environments,” in Proceedings of the 16th CSI International Symposium on Computer Architecture and Digital Systems (CADS '12), pp. 7–12, May 2012.
  5. H. Iwai, “CMOS technology after reaching the scale limit,” in Proceedings of the International Workshop on Junction Technology (IWJT '08), pp. 1–2, Shanghai, China, May 2008. View at Publisher · View at Google Scholar · View at Scopus
  6. H. Hashempour and F. Lombardi, “Circuit-level modeling and detection of metallic carbon nanotube defects in carbon nanotube FETs,” in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, pp. 841–846, April 2007. View at Publisher · View at Google Scholar · View at Scopus
  7. K. Navi, R. F. Mirzaee, M. H. Moaiyeri, B. M. Nezhad, O. Hashemipour, and K. Shams, “Ultra high speed full adders,” Electronics Express, vol. 5, no. 18, pp. 744–749, 2008. View at Publisher · View at Google Scholar · View at Scopus
  8. A. Marshall and S. Natarajan, SOI Design: Analog, Memory and Digital Techniques, Springer, 2002.
  9. D. Soudris, C. Piguet, and C. Goutis, Designing CMOS Circuits for Low Power, Kluwer Academic Publishers, 2002.
  10. F. H. A. Asgari and M. Sachdev, “A low-power reduced swing global clocking methodology,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 5, pp. 538–545, 2004. View at Publisher · View at Google Scholar · View at Scopus
  11. R. Faghih Mirzaee, M. H. Moaiyeri, and K. Navi, “High speed NP-CMOS and multi-output dynamic full adder cells,” International Journal of Electrical and Electronics Engineering, vol. 4, no. 4, pp. 304–310, 2010. View at Google Scholar
  12. M. Bagherizadeh and M. Eshghi, “Two novel low-power and high-speed dynamic carbon nanotube full-adder cells,” Nanoscale Research Letters, vol. 6, article 519, pp. 1–7, 2011. View at Publisher · View at Google Scholar · View at Scopus
  13. S. Wairya, G. Singh, V. Vishant, R. K. Nagaria, and S. Tiwari, “Performance analysis of high speed hybrid CMOS full adder circuits for low voltage VLSI design,” VLSI Design, vol. 2012, Article ID 173079, 18 pages, 2012. View at Publisher · View at Google Scholar
  14. L. Heller, W. Griffin, J. Davis, and N. Thoma, “Cascode voltage switch logic: a differential CMOS logic family,” in Proceedings of IEEE International Solid-State Circuits Conference, pp. 16–17, 1984. View at Publisher · View at Google Scholar
  15. M. H. Ghadiry, M. S. Nadi, and M. Sheilkhpour, “Static-dynamic full adder cell based on a new logic approach,” Australian Journal of Basic and Applied Sciences, vol. 5, no. 8, pp. 221–223, 2011. View at Google Scholar · View at Scopus
  16. J. Deng, Device modeling and circuit performance evaluation for nanoscale devices: silicon technology beyond 45nm node and carbon nanotube field effect transistors [Ph.D. thesis], Stanford University, 2007.
  17. C.-H. Chang, J. Gu, and M. Zhang, “A review of 0.18-μm full adder performances for tree structured arithmetic circuits,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 6, pp. 686–694, 2005. View at Publisher · View at Google Scholar · View at Scopus