Research Article

DFAL: Diode-Free Adiabatic Logic Circuits

Figure 9

Proposed DFAL NOR gate (a) circuit diagram, (b) simulation waveforms.
673601.fig.009a
(a)
673601.fig.009b
(b)