Table of Contents
ISRN Electronics
Volume 2013 (2013), Article ID 673601, 12 pages
http://dx.doi.org/10.1155/2013/673601
Research Article

DFAL: Diode-Free Adiabatic Logic Circuits

Department of Electronics and Communication Engineering, Motilal Nehru National Institute of Technology, Allahabad 211004, India

Received 15 November 2012; Accepted 4 December 2012

Academic Editors: S. Nikolaidis and G. Snider

Copyright © 2013 Shipra Upadhyay et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. D. A. Hodges, H. G. Jackson, and R. A. Saleh, Analysis and Design of Digital Integrated Circuits, McGraw-Hill, New York, NY, USA, 3rd edition, 2003.
  2. N. H. E. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, Addison-Wesley, Reading, Mass, USA, 3rd edition, 2004.
  3. K. V. De and D. J. Meindl, “Opportunities for non-dissipative computation,” in Proceedings of the 9th Annual IEEE International ASIC Conference and Exhibit, pp. 297–300, Rochester, NY, USA, September 1996. View at Publisher · View at Google Scholar
  4. W. C. Athas, L. Svensson, J. G. Koller, N. Tzartzanis, and E. Y. C. Chou, “Low-power digital systems based on adiabatic-switching principles,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 2, no. 4, pp. 398–407, 1994. View at Publisher · View at Google Scholar · View at Scopus
  5. K. A. Valiev and V. I. Starosel'skii, “A model and properties of a thermodynamically reversible logic gate,” Mikroelektronika, vol. 29, no. 2, pp. 83–98, 2000. View at Google Scholar
  6. Y. Moon and D. K. Jeong, “An efficient charge recovery logic circuit,” IEEE Journal of Solid-State Circuits, vol. 31, no. 4, pp. 514–522, 1996. View at Google Scholar · View at Scopus
  7. A. G. Dickinson and J. S. Denker, “Adiabatic dynamic logic,” IEEE Journal of Solid-State Circuits, vol. 30, no. 3, pp. 311–315, 1995. View at Publisher · View at Google Scholar · View at Scopus
  8. D. Maksimović and V. Oklobdžija, “Integrated power clock generators for low-energy logic,” in Proceedings of the 26th Annual IEEE Power Electronics Specialists Conference (PESC '95), vol. 1, pp. 61–67, Atlanta, Ga, USA, June 1995. View at Publisher · View at Google Scholar
  9. V. S. Sathe, J. Y. Chueh, and M. C. Papaefthymiou, “Energy-efficient GHz-class charge-recovery logic,” IEEE Journal of Solid-State Circuits, vol. 42, no. 1, pp. 38–47, 2007. View at Publisher · View at Google Scholar · View at Scopus
  10. S. Wisetphanichkij and K. Dejhan, “The combinational and sequential adiabatic circuit design and its applications,” Circuits, Systems, and Signal Processing, vol. 28, no. 4, pp. 523–534, 2009. View at Publisher · View at Google Scholar · View at Scopus
  11. M. E. Hwang, A. Raychowdhury, and K. Roy, “Energy-recovery techniques to reduce on-chip power density in molecular nanotechnologies,” IEEE Transactions on Circuits and Systems I, vol. 52, no. 8, pp. 1580–1589, 2005. View at Publisher · View at Google Scholar · View at Scopus
  12. M. Khatir, A. Ejlali, and A. Moradi, “Improving the energy efficiency of reversible logic circuits by the combined use of adiabatic styles,” Integration, the VLSI Journal, vol. 44, no. 1, pp. 12–21, 2011. View at Publisher · View at Google Scholar · View at Scopus
  13. N. S. S. Reddy, M. Satyam, and K. L. Kishore, “Cascadable adiabatic logic circuits for low-power applications,” IET Circuits, Devices and Systems, vol. 2, no. 6, pp. 518–526, 2008. View at Publisher · View at Google Scholar · View at Scopus
  14. Yibin Ye and And Kaushik Roy, “QSERL: quasi-static energy recovery logic,” IEEE Journal of Solid-State Circuits, vol. 36, no. 2, pp. 239–248, 2001. View at Google Scholar
  15. C. S. A. Gong, M. T. Shiue, C. T. Hong, and K. W. Yao, “Analysis and design of an efficient irreversible energy recovery logic in 0.18 μm CMOS,” IEEE Transactions on Circuits and Systems I, vol. 55, no. 9, pp. 2595–2607, 2008. View at Publisher · View at Google Scholar · View at Scopus
  16. N. Anuar, Y. Takahashi, and T. Sekine, “Two phase clocked adiabatic static CMOS logic and its logic family,” Journal of Semiconductor Technology and Science, vol. 10, no. 1, pp. 1–10, 2010. View at Google Scholar · View at Scopus
  17. A. Blotti and R. Saletti, “Ultralow-power adiabatic circuit semi-custom design,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 11, pp. 1248–1253, 2004. View at Publisher · View at Google Scholar · View at Scopus
  18. S. Wairya, R. K. Nagaria, and S. Tiwari, “Performance analysis of high speed hybrid CMOS full adder circuits for low voltage VLSI design,” VLSI Design, vol. 2012, Article ID 173079, 18 pages, 2012. View at Publisher · View at Google Scholar
  19. S. Kim, C. H. Ziesler, and M. C. Papaefthymiou, “A true single-phase 8-bit adiabatic multiplier,” in Proceedings of the 38th Design Automation Conference, pp. 758–763, June 2001. View at Scopus
  20. N. Anuar, y. Takahashi, and T. Sekine, “LSI implementation of a low-power 4×4-bit array two-phase clocked adiabatic static CMOS logic multiplier,” Microelectronics Journal, vol. 43, no. 4, pp. 244–249, 2012. View at Publisher · View at Google Scholar
  21. S. Upadhyay, R. K. Nagaria, and R. A. Mishra, “Complementary energy path adiabatic logic based full adder circuit,” Journal of World Academy of Science, Engineering and Technology, no. 66, pp. 161–166, 2012. View at Google Scholar