Table of Contents
ISRN Electronics
Volume 2013, Article ID 850267, 9 pages
http://dx.doi.org/10.1155/2013/850267
Research Article

Reversible Logic-Based Fault-Tolerant Nanocircuits in QCA

1Department of Computer Science and Engineering, National Institute of Technology, Durgapur 713209, India
2Department of Computer Science and Technology, Bengal Engineering and Science University, Shibpur 711103, India

Received 28 April 2013; Accepted 26 May 2013

Academic Editors: D. Rossi and P. Wachulak

Copyright © 2013 Bibhash Sen et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. R. Landauer, “Irreversibility and heat generation in the computing process,” IBM Journal of Research and Development, vol. 5, no. 3, pp. 183–191, 1961. View at Google Scholar
  2. C. H. Bennett, “Logical reversibility of computation,” IBM Journal of Research and Development, vol. 17, no. 6, pp. 525–532, 1973. View at Google Scholar · View at Scopus
  3. C. S. Lent, P. D. Tougaw, W. Porod, and G. H. Bernstein, “Quantum cellular automata,” Nanotechnology, vol. 4, no. 1, pp. 49–57, 1993. View at Publisher · View at Google Scholar · View at Scopus
  4. Z. Guan, W. Li, W. Ding, Y. Hang, and L. Ni, “An arithmetic logic unit design based on reversible logic gates,” in Proceedings of the 13th IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PacRim '11), pp. 925–931, August 2011. View at Publisher · View at Google Scholar · View at Scopus
  5. M. Morrison and N. Ranganathan, “Design of a reversible ALU based on novel programmable reversible logic gate structures,” in Proceedings of IEEE Computer Society Annual Symposium on VLSI (ISVLSI '11), pp. 126–131, Washington, DC, USA, July 2011. View at Publisher · View at Google Scholar · View at Scopus
  6. Y. Syamala and A. V. N. Tilak, “Reversible arithmetic logic unit,” in Proceedings of the 3rd International Conference on Electronics Computer Technology (ICECT '11), pp. 207–211, April 2011. View at Publisher · View at Google Scholar · View at Scopus
  7. J. W. Bruce, M. A. Thornton, L. Shivakumaraiah, P. S. Kokate, and X. Li, “Efficient adder circuits based on a conservative reversible logic gate,” in Proceedings of IEEE Symposium on VLSI, pp. 83–88, Washington, DC, USA, 2002.
  8. M. Haghparast and K. Navi, “A novel fault tolerant reversible gate for nanotechnology based systems,” American Journal of Applied Sciences, vol. 5, no. 5, pp. 519–523, 2008. View at Google Scholar · View at Scopus
  9. Md. S. Islam, M. M. Rahman, Z. Begum, and M. Z. Hafiz, “Efficient approaches for designing fault tolerant reversible carry look-ahead and carry-skip adders,” MASAUM Journal of Basic and Applied Sciences, vol. 1, no. 3, pp. 354–360, 2009. View at Google Scholar
  10. S. K. Mitra and A. R. Chowdhury, “Minimum cost fault tolerant adder circuits in reversible logic synthesis,” in Proceedings of the 25th International Conference on VLSI Design (VLSID '12), pp. 334–339, January 2012. View at Publisher · View at Google Scholar · View at Scopus
  11. K. Walus, T. J. Dysart, G. A. Jullien, and R. A. Budiman, “QCADesigner: a rapid design and simulation tool for quantum-dot cellular automata,” IEEE Transactions on Nanotechnology, vol. 3, no. 1, pp. 26–31, 2004. View at Publisher · View at Google Scholar · View at Scopus
  12. T. Toffoli, “Reversible computing,” in Proceedings of the 7th Colloquium on Automata, Languages and Programming, pp. 632–644, Springer, London, UK, 1980.
  13. M. Perkowski, M. Lukac, P. Kerntopf et al., “A hierarchical approach to computer-aided design of quantum circuits,” in Proceedings of the 6th International Symposium on Representations and Methodology of Future Computing Technology, pp. 201–209, 2003.
  14. B. Parhami, “Fault-tolerant reversible circuits,” in Proceedings of the 40th Asilomar Conference on Signals, Systems, and Computers (ACSSC '06), pp. 1726–1729, November 2006. View at Publisher · View at Google Scholar · View at Scopus
  15. X. Ma and F. Lombardi, “Fault tolerant schemes for QCA systems,” in Proceedings of the 23rd IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT '08), pp. 236–244, October 2008. View at Publisher · View at Google Scholar · View at Scopus
  16. M. B. Tahoori, J. Huang, M. Momenzadeh, and F. Lombardi, “Testing of quantum cellular automata,” IEEE Transactions on Nanotechnology, vol. 3, no. 4, pp. 432–442, 2004. View at Publisher · View at Google Scholar · View at Scopus
  17. M. Momenzadeh, M. Ottavi, and F. Lombardi, “Modeling QCA defects at molecular-level in combinational circuits,” in Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT '05), pp. 208–216, October 2005. View at Scopus
  18. M. Ottavi, L. Schiano, F. Lombardi, and D. Tougaw, “HDLQ: a HDL environment for QCA design,” Journal on Emerging Technologies in Computing Systems, vol. 2, no. 4, pp. 243–261, 2006. View at Publisher · View at Google Scholar · View at Scopus