Table of Contents
Journal of Artificial Evolution and Applications
Volume 2008, Article ID 514879, 10 pages
http://dx.doi.org/10.1155/2008/514879
Research Article

An Improved Particle Swarm Optimizer for Placement Constraints

1Department of Electrical Engineering, National Dong Hwa University, Hualien 97401, Taiwan
2Department of Communication Engineering, Oriental Institute of Technology, Taipei County 22061, Taiwan
3Silicon Motion Technology Corporation, Jhubei City, Hsinchu County 302, Taiwan

Received 20 July 2007; Revised 28 November 2007; Accepted 14 January 2008

Academic Editor: Alex Freitas

Copyright © 2008 Sheng-Ta Hsieh et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. N. Quinn and M. A. Breuer, “A forced directed component placement procedure for printed circuit boards,” IEEE Transactions on Circuits and Systems, vol. 26, no. 6, pp. 377–388, 1979. View at Publisher · View at Google Scholar
  2. H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, “VLSI module placement based on rectangle-packing by the sequence-pair,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, no. 12, pp. 1518–1524, 1996. View at Publisher · View at Google Scholar
  3. P.-N. Guo, T. Takahashi, C.-K. Cheng, and T. Yoshimura, “Floorplanning using a tree representation,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 2, pp. 281–289, 2001. View at Publisher · View at Google Scholar
  4. Y. C. Chang, Y. W. Chang, G. M. Wu, and S. W. Wu, “B-trees: a new representation for nonslicing floorplans,” in Proceedings of the 37th on Design Automation Conference (DAC '00), pp. 458–463, Los Angeles, Calif, USA, June 2000.
  5. G. Sigl, K. Doll, and F. M. Johannes, “Analytical placement: a linear or a quadratic objective function?,” in Proceedings of the 28th Design Automation Conference (DAC '91), pp. 427–432, San Francisco, Calif, USA, June 1991.
  6. F. Mo, A. Tabbara, and R. K. Brayton, “A force-directed macro-cell placer,” in Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD '00), pp. 177–180, San Jose, Calif, USA, November 2000. View at Publisher · View at Google Scholar
  7. J. Vijayan and R.-S. Tsay, “A new method for floor planning using topological constraint reduction,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 10, no. 12, pp. 1494–1501, 1991. View at Publisher · View at Google Scholar
  8. B. Asato and H. H. Ali, “An improved floor planning algorithm using topological constraint reduction,” in Proceedings of the IEEE 38th Midwest Symposium on Circuits and Systems (MWSCAS '95), pp. 310–313, Rio de Janeiro, Brazil, August 1995. View at Publisher · View at Google Scholar
  9. S. Alupoaei and S. Katkoori, “Ant colony system application to macrocell overlap removal,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 10, pp. 1118–1123, 2004. View at Publisher · View at Google Scholar
  10. F. Balasa and K. Lampaert, “Symmetry within the sequence-pair representation in the context of placement for analog design,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 7, pp. 721–731, 2000. View at Publisher · View at Google Scholar
  11. F. Balasa, S. C. Maruvada, and K. Krishnamoorthy, “Efficient solution space exploration based on segment trees in analog placement with symmetry constraints,” in Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD '00), pp. 497–502, San Jose, Calif, USA, November 2002. View at Publisher · View at Google Scholar
  12. X. Tang and D. F. Wong, “Floorplanning with alignment and performance constraints,” in Proceedings of the 39th Design Automation Conference (DAC '02), pp. 848–853, New Orleans, La, USA, June 2002. View at Publisher · View at Google Scholar
  13. H. Murata, K. Fujiyoshi, and M. Kaneko, “VLSI/PCB placement with obstacles based on sequence-pair,” in Proceedings of the International Symposium on Physical Design (ISPD '97), pp. 26–31, Napa, Calif, USA, April 1997.
  14. F. Y. Young and D. F. Wong, “Slicing floorplans with pre-placed modules,” in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD '98), pp. 252–258, San Jose, Calif, USA, November 1998.
  15. C.-L. Lin, S.-T. Hsieh, T.-Y. Sun, and C.-C. Liu, “PSO-based learning rate adjustment for blind source separation,” in Proceedings of International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS '05), pp. 181–184, Hong Kong, December 2005. View at Publisher · View at Google Scholar
  16. T.-Y. Sun, S.-T. Hsieh, and C.-W. Lin, “Particle swarm optimization incorporated with disturbance for improving the efficiency of macrocell overlap removal and placement,” in Proceedings of the International Conference on Artificial Intelligence (ICAI '05), pp. 122–125, Las Vegas, Nev, USA, June 2005.
  17. R. Eberhart and J. Kennedy, “A new optimizer using particle swarm theory,” in Proceedings of 6th International Symposium on Micro Machine and Human Science, pp. 39–43, Nagoya, Japan, October 1995.
  18. V. G. Gudise and G. K. Venayagamoorthy, “Comparison of particle swarm optimization and backpropagation as training algorithms for neural networks,” in Proceedings of the IEEE Swarm Intelligence Symposium (SIS '03), pp. 110–117, Indianapolis, Ind, USA, April 2003. View at Publisher · View at Google Scholar
  19. Y. Shi and R. Eberhart, “A modified particle swarm optimizer,” in Proceedings of IEEE World Congress on Computational Intelligence, pp. 69–73, Anchorage, Alaska, USA, May 1998. View at Publisher · View at Google Scholar
  20. http://vlsicad.cs.binghamton.edu/benchmarks.html.
  21. http://www.mathworks.com/.