Wu’s Characteristic Set Method for SystemVerilog Assertions Verification

Figure 2

A 3-stage johnson counter.