Table of Contents Author Guidelines Submit a Manuscript
Journal of Computer Networks and Communications
Volume 2012, Article ID 859694, 13 pages
http://dx.doi.org/10.1155/2012/859694
Research Article

Class-Based Weighted Fair Queuing Scheduling on Dual-Priority Delta Networks

1Department of Computer Science and Technology, University of Peloponnese, 22100 Tripolis, Greece
2Technological Educational Institute of Epirus, 47100 Arta, Greece

Received 28 October 2011; Accepted 23 January 2012

Academic Editor: Maode Ma

Copyright © 2012 D. C. Vasiliadis et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. B. Prabhakar and N. McKeown, “On the speedup required for combined input- and output-queued switching,” Automatica, vol. 35, no. 12, pp. 1909–1920, 1999. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  2. X. Li, L. Mhamdi, J. Liu, K. Pun, and M. Hamdi, “Architectures of internet switches and routers,” in High-performance Packet Switching Architectures, I. Elhanany and M. Hamdi, Eds., Springer, London, UK, 2007. View at Google Scholar
  3. A. Elwalid and D. Mitra, “Analysis, approximations and admission control of a multi-servicemultiplexing system with priorities,” in 14th Annual Joint Conference of the IEEE Computer and Communications Societies (INFOCOM '95), pp. 463–472, April 1995. View at Publisher · View at Google Scholar · View at Scopus
  4. J. Y. Kim, T. Z. Shin, and M. K. Yang, “Analytical modeling of a multistage interconnection network with buffered axa switches under hot-spot environment,” in IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM '07), pp. 137–140, August 2007. View at Publisher · View at Google Scholar · View at Scopus
  5. M. Shreedhar and G. Varghese, “Efficient fair queuing using deficit round-robin,” IEEE/ACM Transactions on Networking, vol. 4, no. 3, pp. 375–385, 1996. View at Google Scholar · View at Scopus
  6. C. Guo, “SRR: an O(1) time-complexity packet scheduler for flows in multiservice packet networks,” IEEE/ACM Transactions on Networking, vol. 12, no. 6, pp. 1144–1155, 2004. View at Publisher · View at Google Scholar · View at Scopus
  7. A. Elwalid and D. Mitra, “Design of generalized processor sharing schedulers which statistically multiplex heterogeneous QoS classes,” in 18th Annual Joint Conference of the IEEE Computer and Communications Societie (INFOCOM '99), vol. 3, pp. 1220–1230, March 1999.
  8. A. Demers, S. Keshav, and S. Shenker, “Analysis and simulation of a fair queueing algorithm,” Journal of Internetworking Research and Experience, vol. 1, no. 1, pp. 3–26, 1990. View at Google Scholar
  9. J. F. Shortle and M. J. Fischer, “Approximation for a two-class weighted fair queueing discipline,” Performance Evaluation, vol. 67, no. 10, pp. 946–958, 2010. View at Publisher · View at Google Scholar · View at Scopus
  10. L. Zhang, “VirtualClock: a new traffic control algorithm for packet-switched networks,” ACM Transactions on Computer Systems, vol. 9, no. 2, pp. 101–124, 1991. View at Google Scholar
  11. S. Jamaloddin Golestani, “Self-clocked fair queueing scheme for broadband applications,” in Annual Joint Conference of the IEEE Computer and Communications Societie (INFOCOM '94), vol. 2, pp. 636–646, June 1994.
  12. D. C. Vasiliadis, G. E. Rizos, C. Vassilakis, and E. Glavas, “Modelling and performance evaluation of a novel internal priority routing scheme for finite-buffered multistage interconnection networks,” International Journal of Parallel, Emergent and Distributed Systems, vol. 26, no. 5, pp. 381–397, 2011. View at Publisher · View at Google Scholar
  13. M. Moudi and M. Othman, “A challenge for routing algorithms in optical multistage interconnection networks,” Journal of Computer Science, vol. 7, no. 11, pp. 1685–1690, 2011. View at Publisher · View at Google Scholar
  14. M. Othman and T. D. Shahida, “The development of crosstalk-free scheduling algorithms for routing in optical multistage interconnection networks,” Trends Telecommunication Technologies, March 2010, http://www.intechopen.com/download/pdf/pdfs_id/9696.
  15. Cisco Systems., “QoS Scheduling and Queueing on the Catalyst 3550 Switches,” July 2011, http://www.cisco.com/en/US/tech/tk389/tk813/technologies_tech_note09186a00801558cb.shtml.
  16. Hewlet Packard, “3Com SuperStack 3 Switch 3800—Overview,” July 2011, http://bizsupport1.austin.hp.com/bizsupport/TechSupport/Document.jsp?objectID=c02642521&printver=true.
  17. Nortel Networks, “Nortel Ethernet Switch 460/470 Overview—System Configuration,” July 2011, http://support.avaya.com/css/P8/documents/100099692.
  18. Avaya Inc, “Automatic QoS Technical Configuration Guide for the ERS 4500, 5000, Avaya BCM 50, 450, Avaya CS 1000, Avaya CS 2100 and Avaya SRG 50,” July 2011, http://support.avaya.com/css/P8/documents/100123842.
  19. Dax networks, “Dax Dx-5048GM technical specifications,” http://www.daxnetworks.com/products-dec2010/switches/dax%20dx-5048gm.asp?Page=3&Print=.
  20. Cisco Systems, “Class-Based Weighted Fair Queueing,” Chapter in Cisco IOS Software Releases 12.0 T, 2010, http://www.cisco.com/en/US/docs/ios/12_0t/12_0t5/feature/guide/cbwfq.html.
  21. Hewlet-Packard, “HP ProCurve Secure Router 7000dl Series,” July 2011, http://www.hp.com/rnd/pdfs/datasheets/ProCurve_Secure_Router_7000dl_Series.pdf.
  22. G. A. Abandah and E. S. Davidson, “Modeling the communication performance of the IBM SP2,” in 10th International Parallel Processing Symposium, pp. 249–257, April 1996.
  23. C.-H. Choi and S.-C. Kim, “Hierarchical multistage interconnection network for sharedmemory multiprocessor system,” in Proceedings of the ACM Symposium on Applied Computing, pp. 468–472, 1997.
  24. J. Torrellas and Z. Zhang, “The performance of the cedar multistage switching network,” IEEE Transactions on Parallel and Distributed Systems, vol. 8, no. 4, pp. 321–336, 1997. View at Google Scholar · View at Scopus
  25. R. Y. Awdeh and H. T. Mouftah, “Survey of ATM switch architectures,” Computer Networks and ISDN Systems, vol. 27, no. 12, pp. 1567–1613, 1995. View at Google Scholar · View at Scopus
  26. T. Soumiya, K. Nakamichi, S. Kakuma, T. Hatano, and A. Hakata, “The large capacity ATM backbone switch ‘FETEX-150 ESP’,” Computer Networks, vol. 31, no. 6, pp. 603–615, 1999. View at Google Scholar · View at Scopus
  27. E. S. H. Tse, “Switch fabric architecture analysis for a scalable bi-directionally reconfigurable IP router,” Journal of Systems Architecture, vol. 50, no. 1, pp. 35–60, 2004. View at Publisher · View at Google Scholar · View at Scopus
  28. G. F. Goke and G. J. Lipovski, “Banyan networks for partitioning multiprocessor systems,” in 1st Annual Symposium on Computer Architecture, pp. 21–28, 1973.
  29. D. C. Vasiliadis, G. E. Rizos, C. Vassilakis, and E. Glavas, “Performance evaluation of two-priority network schema for single-buffered delta networks,” in 18th Annual IEEE International Symposium on Personal, Indoor and Mobile Radio Communications (PIMRC '07), September 2007. View at Publisher · View at Google Scholar · View at Scopus
  30. D. C. Vasiliadis, G. E. Rizos, and C. Vassilakis, “Improving performance of finite-buffered blocking delta networks with 2-class priority routing through asymmetric-sized buffer queues,” in 4th Advanced International Conference on Telecommunications (AICT '08), pp. 23–29, June 2008. View at Publisher · View at Google Scholar
  31. S. Kumar, “Mathematical modelling and simulation of a buffered Fault Tolerant Double Tree Network,” in 15th International Conference on Advanced Computing and Communications (ADCOM '07), pp. 422–431, December 2007.
  32. C. Bouras, J. Garofalakis, P. Spirakis, and V. Triantafillou, “An analytical performance model for multistage interconnection networks with finite, infinite and zero length buffers,” Performance Evaluation, vol. 34, no. 3, pp. 169–182, 1998. View at Google Scholar · View at Scopus
  33. T. Lin and L. Kleinrock, “Performance analysis of finite-buffered multistage interconnection networks with a general traffic pattern,” in International Conference on Measurement and Modeling of Computer Systems, pp. 68–78, San Diego, Calif, USA, 1991.
  34. D. Tutsch and G. Hommel, “Comparing switch and buffer sizes of multistage interconnection networks in case of multicast traffic,” in High Performance Computing Symposium (HPC '02), pp. 300–305, San Diego, Calif, USA, 2002.
  35. A. K. Gupta, L. O. Barbosa, and N. D. Georganas, “Switching modules for ATM switching systems and their interconnection networks,” Computer Networks and ISDN Systems, vol. 26, no. 4, pp. 433–445, 1993. View at Google Scholar · View at Scopus
  36. D. C. Vasiliadis, G. E. Rizos, and C. Vassilakis, “Routing and performance evaluation of dual priority Delta networks under hotspot environment,” in 1st International Conference on Advances in Future Internet (AFIN '09), pp. 24–30, June 2009. View at Publisher · View at Google Scholar
  37. D. Vasiliadis, G. Rizos, and C. Vassilakis, “Performance study of multilayered multistage interconnection networks under hotspot traffic conditions,” Journal of Computer Systems, Networks, and Communications, vol. 2010, Article ID 403056, 11 pages, 2010. View at Publisher · View at Google Scholar
  38. S. Hiyama, Y. Nishino, and I. Sasase, “Multistage interconnection multicast ATM switch with exclusive routes for delay-sensitive and loss-sensitive cells,” Journal of High Speed Networks, vol. 15, no. 2, pp. 131–155, 2006. View at Google Scholar
  39. J. Garofalakis and E. Stergiou, “Performance evaluation for multistage interconnection networks servicing unicast and multicast traffic (by Partial Operation),” in International Symposium on Performance Evaluation of Computer and Telecommunication Systems (SPECTS '09), pp. 311–318, July 2009. View at Scopus
  40. D. Tutsch and G. Hommel, “Multilayer multistage interconnection networks,” in Design, Analysis, and Simulation of Distributed Systems (DASD'03), pp. 155–162, Orlando, Fla, USA, 2003.
  41. M. Nabeshima, “Packet-based scheduling for ATM networks based on comparing a packet-based queue and a virtual queue,” IEICE Transactions on Communications, vol. E82-B, no. 6, pp. 958–961, 1999. View at Google Scholar · View at Scopus
  42. Y. Mun and H. Y. Youn, “Performance analysis of finite buffered multistage interconnection networks,” IEEE Transactions on Computers, vol. 43, no. 2, pp. 153–162, 1994. View at Publisher · View at Google Scholar · View at Scopus
  43. J. H. Patel, “Processor-memory interconnections for mutliprocessors,” in 6th Annual Symposium on Computer Architecture, pp. 168–177, New York, NY, USA, 1979.
  44. D. H. Lawrie, “Access and alignment of data in an array processor,” IEEE Transactions on Computers, vol. 24, no. 12, pp. 1145–1155, 1975. View at Google Scholar · View at Scopus
  45. G. B. Adams and H. J. Siegel, “The extra stage cube: a fault-tolerant interconnection network for supersystems,” IEEE Transactions on Computers, vol. 31, no. 5, pp. 443–454, 1982. View at Google Scholar · View at Scopus
  46. W. R. Stevens, TCP/IP Illustrated. Volume 1. The Protocols, Addison-Wesley, 10th edition, 1997.
  47. C. A. Waldspurger and W. E. Weihl, “Lottery scheduling: flexible proportional-share resource management,” in Proceedings of the Symposim on Operating System Design and Implementation, November 1994.
  48. J. Liebeherr and E. Yilmaz, “Workconserving vs. non-workconserving packet scheduling,” in 17th International Workshop on Quality of Service (IWQoS '99), pp. 248–256, 1999.
  49. T. H. Theimer, E. P. Rathgeb, and M. N. Huber, “Performance analysis of buffered banyan networks,” IEEE Transactions on Communications, vol. 39, no. 2, pp. 269–277, 1991. View at Google Scholar · View at Scopus
  50. D. C. Vasiliadis, G. E. Rizos, and C. Vassilakis, “Performance analysis of blocking Banyan swithces,” in Proceedings of (CISSE '06), December 2006.
  51. Y. C. Jenq, “Performance analysis of a packet switch based on single-buffered banyan network,” IEEE Journal on Selected Areas in Communications, vol. 1, no. 6, pp. 1014–1021, 1983. View at Google Scholar · View at Scopus
  52. D. C. Vasiliadis, G. E. Rizos, C. Vassilakis, and E. Glavas, “Routing and performance analysis of double-buffered omega networks supporting multi-class priority traffic,” in 3rd International Conference on Systems and Networks Communications (ICSNC '08), pp. 56–63, October 2008. View at Publisher · View at Google Scholar