Scalable THz Network-On-Chip Architecture for Multichip Systems

Figure 12

The average latency of the proposed THz multichip system for the different number of chips.