Table of Contents Author Guidelines Submit a Manuscript
Journal of Engineering
Volume 2013 (2013), Article ID 595296, 5 pages
http://dx.doi.org/10.1155/2013/595296
Research Article

ULPD and CPTL Pull-Up Stages for Differential Cascode Voltage Switch Logic

School of Electronics, Vignan University, Vadlamudi, Guntur 522213, India

Received 5 December 2012; Revised 5 February 2013; Accepted 24 February 2013

Academic Editor: Soliman A. Mahmoud

Copyright © 2013 Avireni Srinivasulu and Madugula Rajesh. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. L. Heller, W. Griffin, J. Davis, and N. Thoma, “Cascode voltage switch logic: a differential CMOS logic family,” in Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC '84), vol. 26, pp. 16–17, 1984.
  2. S. Kang and Y. Leblebici, CMOS Digital Integrated Circuits, McGraw-Hill, Singapore, 1999.
  3. P. Ng, P. T. Balsara, and D. Steiss, “Performance of CMOS differential circuits,” IEEE Journal of Solid-State Circuits, vol. 31, no. 6, pp. 841–846, 1996. View at Google Scholar · View at Scopus
  4. D. Somasekhar and K. Roy, “Differential current switch logic: a low power DCVS logic family,” IEEE Journal of Solid-State Circuits, vol. 31, no. 7, pp. 981–991, 1996. View at Google Scholar · View at Scopus
  5. M. W. Allam and M. I. Elmasry, “Dynamic current mode logic (DyCML): a new low-power high-performance logic style,” IEEE Journal of Solid-State Circuits, vol. 36, no. 3, pp. 550–558, 2001. View at Publisher · View at Google Scholar · View at Scopus
  6. D. Woon Kang and Y.-B. Kim, “Design of Enhanced Differential Cascode Voltage Switch Logic (EDCVSL) circuits for high fan-in gate,” in ASIC/SOC Conference, pp. 309–313, September 2002.
  7. R. K. Bryanton and C. McMullen, “The decomposition and factorization of Boolean expressions,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '98), pp. 49–54, 1998.
  8. K. M. Chu and D. L. Pulfrey, “A comparison of CMOS circuit technicues: differential cascode voltage switch logic versus conventional logic,” IEEE Journal of Solid-State Circuits, vol. 22, no. 4, pp. 528–532, 1987. View at Google Scholar · View at Scopus
  9. M. E. S. Elrabaa, “A new static differential CMOS logic with superior low power performance,” in Proceedings of the 10th IEEE International Conference on Electronics, Circuits and Systems (ICECS '03), vol. 2, pp. 810–813, December 2003. View at Publisher · View at Google Scholar · View at Scopus
  10. D. Z. Turker, S. P. Khatri, and E. Sánchez-Sinencio, “A DCVSL delay cell for fast low power frequency synthesis applications,” IEEE Transactions on Circuits and Systems I, vol. 58, no. 6, pp. 1225–1238, 2011. View at Publisher · View at Google Scholar · View at Scopus
  11. I. Hassoune, D. Flandre, I. O'Connor, and J. D. Legat, “ULPFA: a new efficient design of a power-aware full adder,” IEEE Transactions on Circuits and Systems I, vol. 57, no. 8, pp. 2066–2074, 2010. View at Publisher · View at Google Scholar · View at Scopus
  12. D. Levacc, C. Liber, V. Dessard, and D. Flandre, “Composite ULP diode fabrication, modelling and applications in multi-Vth FDSOI CMOS technology,” Solid State Electron, vol. 49, no. 5, pp. 708–715, 2005. View at Google Scholar
  13. P. Sai Tejaswi and A. Srinivasulu, “A Schmitt trigger by means of complimentary pass transistor logic,” International Journal of Engineering Research and Applications, pp. 5–7, 2012. View at Google Scholar