Design and Implementation of Radar Cross-Section Models on a Virtex-6 FPGA

Figure 10

For 10 μs frequency, 4th degree Chi-square power distribution.