Design and Implementation of Radar Cross-Section Models on a Virtex-6 FPGA

Figure 4

Bus Plot of ADC for the FPGA device XC6VLX240T.