Journal of Engineering

Journal of Engineering / 2016 / Article

Research Article | Open Access

Volume 2016 |Article ID 1674343 | 10 pages |

Single VDTA Based Dual Mode Single Input Multioutput Biquad Filter

Academic Editor: Durga Misra
Received14 Jun 2016
Revised09 Sep 2016
Accepted03 Oct 2016
Published17 Nov 2016


This paper presents a dual mode, single input multioutput (SIMO) biquad filter configuration using single voltage differencing transconductance amplifier (VDTA), three capacitors, and a grounded resistor. The proposed topology can be used to synthesize low pass (LP), high pass (HP), and band pass (BP) filter functions. It can be configured as voltage mode (VM) or current mode (CM) structure with appropriate input excitation choice. The angular frequency () of the proposed structure can be controlled independently of quality factor (). Workability of the proposed biquad configuration is demonstrated through PSPICE simulations using 0.18 μm TSMC CMOS process parameters.

1. Introduction

The ever shrinking feature size of devices on ICs and consequential reduction of power supply voltage poses serious challenges to analog design such as reduced input common mode range, output swing, and linearity. This can be handled by operating in the current domain, as current mode circuits are designed for lower voltage swings. Therefore, over the last few decades, current mode (CM) processing has evolved as an alternative design technique [1] and has resulted in emergence of numerous active building blocks (ABBs) [2] such as differential difference current conveyor transconductance amplifier (DDCCTA) [3], current difference transconductance amplifier (CDTA) [4], current feedback operational amplifier (CFOA) [5], operational transresistance amplifier (OTRA) [6], differential input buffered transconductance amplifier (DBTA) [7], current difference buffered amplifier (CDBA) [8], current conveyor transconductance amplifier (CCTA) [9], and voltage differencing transconductance amplifier [10] which are used for realization of various signal processing and generation circuits. Among these, the voltage differencing transconductance amplifier (VDTA) is a recently introduced active element [11]. The VDTA is a voltage input current output ABB with two transconductance gain stages. It provides electronic tuning ability through its transconductance gains. Thus, the VDTA is one of the most suitable ABBs for easy and compact CMOS implementation [12] of signal processing and generating circuits.

Electronic filters are essential building block of communication and instrumentation systems. A variety of VDTA based biquadratic filters are available in literature [1018] which can be classified as single input multioutput (SIMO) [1114, 18], multi-input single output (MISO) [1517], and multi-input multioutput MIMO [10] filter configurations. These filters can further be classified as voltage mode [10, 13, 17], current mode [11, 12, 1416], and dual mode [18] structures. A detailed comparison of these structures is given in Table 1.

Ref.Number of inputsSimultaneous outputsStandard filter functionsVM/CMActive blocks usedPassive componentsOrthogonal tunability of and

[10]TwoTwoLP, HP, BPVMTwoTwo CNo
[11]OneThreeLP, HP, BPCMTwoTwo CNo
[12]OneThreeLP, HP, BPCMOneTwo C; One RYes
[13]OneFiveLP, HP, BP, NF, APVMTwoTwo C; Two RYes
[14]OneThreeLP, HP, BPCMOneTwo CNo
[15]ThreeOneLP, HP, BP, NF, APCMTwoTwo CYes
[16]ThreeOneLP, HP, BP, NF, APCMOneTwo CNo
[17]ThreeOneLP, HP, BP, NF, APVMoneTwo CYes
[18]OneThreeLP, HP, BPVM and CMOneThree C; two RYes
Proposed workOneThreeLP, HP, BPVM and CMOneThree C; one RYes

It may be noted from Table 1 that only a single VDTA based dual mode SIMO structure is available in literature and it uses five passive components. In this paper, a new single VDTA based SIMO-type dual mode biquad filter using four passive components is proposed. The proposed structure provides either voltage or current outputs through proper selection of input excitation. The proposed structure realizes three standard filter functions, namely, LP, HP, and BP, with independent and tuning feature. Proposed circuit configuration also offers low passive sensitivities. The rest of the paper is organised as follows: In Section 2, detailed circuit description is presented. The circuit behaviour in presence of nonidealities of VDTA has been analysed in Section 3 and deviation in filter parameters is enumerated. The functionality of the proposed filter has been confirmed through SPICE simulations using 0.18 μm TSMC CMOS process parameters and the results are presented in Section 4. Section 5 concludes the paper.

2. Circuit Description

The circuit symbol of the VDTA is shown in Figure 1 where and are the input terminals and , , and are the output terminals. The CMOS realization of VDTA [10] is shown in Figure 2. It consists of two transconductance (TC) stages, namely, input and output stages. The input TC stage converts the differential input voltage ( -,) into current through first TC gain () and the voltage at terminal () is converted to current () through second TC gain (). All VDTA terminals exhibit high impedance values [10]. The port relations are given in matrix form in The TC gains, and , respectively, can be expressed as [10]where is the transconductance value of the th transistor and is given byIn (3), is effective carrier mobility; is the gate oxide capacitance per unit area; and represent the dc bias current and the aspect ratio of the th MOS transistor, respectively.

The proposed dual mode SIMO filter is shown in Figure 3 which comprises of a single VDTA, three capacitors, and a resistor. With appropriate choice of input signal, it can be configured as either VM or CM structure.

2.1. The VM Configuration

The filter configuration of Figure 3 operates in VM if input current is removed (). Routine analysis of the circuit yields voltage mode transfer functions given by where

2.2. The CM Configuration

Removal of voltage source in Figure 3 results in CM filter topology. Analysis of the resulting topology leads to the following transfer function: The angular frequency and quality factor for both the filter structures are given byIt may be observed from (7) and (8) that the parameters can be set to a desired value and can be controlled through independently.

It is relevant to mention here that the voltage outputs of the proposed structure are available at high impedance, which is invariably true for all available VDTA based voltage mode structures [10, 13, 17, 18]. It is therefore suggested that either the voltage output structures should be used to drive the high input impedance circuits or the output should be taken through buffers. Further, in CM operation, current outputs are available through passive elements and would require additional ABBs for accessing current at high impedance. However, it is also applicable to all single ABB based SIMO structures [12, 14, 18]. It may also be noted that in proposed structure can be accessed at high impedance by lifting the drain node of transistors and .

The passive sensitivities of and of the proposed filter structures can be expressed as given by (9) and their absolute values do not exceed unity in magnitude.

3. Nonideal Analysis

In this section, the effect of nonidealities of VDTA on the filter performance has been analysed. The nonidealities associated with VDTA based circuits may be divided into two groups. The first group concerns the finite voltage tracking errors and the second results from the presence of parasitics at all the terminals of VDTA.

3.1. Nonideality due to Tracking Error

Taking the tracking errors of the VDTA into account, the port relations expressed by (1) get modified aswhere and are, respectively, the tracking errors for the first and second stages of the VDTA. In presence of and , the new expressions for and can be obtained asIt is evident that the values of , and deviate slightly from their ideal values. These changes may be accommodated by adjusting TC gains and through bias current of VDTA. However, the sensitivities of and with respect to and are quite low, as given by

3.2. Nonideality due to Parasitics

The nonideal model of VDTA is shown in Figure 4 wherein each terminal is characterized by finite parasitic impedance consisting of resistance in parallel with capacitance (; ; ; ; for , , , and terminals, resp.) [12]. The filter performance might deviate from ideal behaviour due to parasitics of VDTA. Thus, the filter structure of Figure 3 is to be analysed in the presence of parasitics. Using the nonideal model of VDTA, the proposed filter structure can be redrawn as shown in Figure 5.

Using routine analysis, and of the filter configuration of Figure 5 may be obtained aswhereThe parasitic resistances associated with all terminals are practically too large making Thus, (15) reduces toBy selecting external capacitances much larger than parasitic capacitances, (16) can be simplified asSimilarly, (17) can be simplified asSubstituting (19) and (20), it may thus be noted that (13) can be approximated to (7) which represents the ideal value of . Also putting (19), (20), and (21) in (14), may be expressed by (22) which is equal to its ideal value.It may be concluded therefore that, by selecting external capacitances much larger than parasitic capacitances, the frequency response of the proposed structure would not be affected.

4. Simulation Results

The functionality of the proposed filter is validated through SPICE simulated using 0.18 μm TSMC process parameters which have been listed in Table 2 for ready reference. First, the DC transfer characteristic of the VDTA is validated which is followed by verification of both VM and CM filter responses. Subsequently, as a case study, the transient behaviour of BP filter (VM and CM) is studied and its total harmonic distortion (THD) variation is also observed.

NMOSLEVEL = 7+VERSION = 3.1 TNOM = 27 TOX = 4.1E-9+XJ = 1E-7NCH = 2.3549E17 VTH0 = 0.3672292+K1 = 0.5893162 K2 = 3.053194E-3K3 = 1E-3+K3B = 1.8246765 W0 = 1E-7NLX = 1.771394E-7+DVT0W = 0 DVT1W = 0 DVT2W = 0+DVT0 = 1.2540673 DVT1 = 0.3671218 DVT2 = 0.0374285+U0 = 2.3448599 UA = -1.473692E-9UB = 2.452512E-18+UC = 6.566514E-11 VSAT = 1.025312E5 A0 = 2+AGS = 0.4532362 B0 = 3.222688E-7B1 = 5E-6+KETA = -0.0109204 A1 = 0 A2 = 0.9744209+RDSW = 105 PRWG = 5PRWB = -0.2+WR = 1 WINT = 1.660932E-9 LINT = .520122E-8+XL = 0 XW = -1E-8DWG = -2.794177E-9+DWB = 7.839758E-9 VOFF = -0.091184 NFACTOR = 2.2684002+CIT = 0 CDSC = 2.4E-4 CDSCD = 0+CDSCBUTE = 0 ETA0 = 3.031184E-3 ETAB = 9.427488E-6+DSUB = 0.0153239 PCLM = 0.704686 PDIBLC1 = 2435533+PDIBLC2 = 2.76003E-3 PDIBLCB = -0.1 DROUT = 0.8035265+PSCBE1 = 4.372065E10 PSCBE2 = 2.518414E-9 PVAG = 0.0749313+DELTA = 0.01 RSH = 6.4 MOBMOD = 1+PRT = 0 UTE = -1.5 KT1 = -0.11+KT1L = 0 KT2 = 0.022 UA1 = 4.31E-9+UB1 = -7.61E-18 UC1 = -5.6E-11 AT = 3.3E4+WL = 0 WLN = 1 WW = 0+WWN = 1 WWL = 0 LL = 0+LLN = 1 LW = 0 LWN = 1+LWL = 0 CAPMOD = 2 XPART = 0.5+CGDO = 8.79E-10 CGSO = 8.79E-10 CGBO = 1E-12+CJ = 9.605878E-4 PB = 0.8 MJ = 0.3831903+CJSW = .643918E-10 PBSW = 0.8 MJSW = 0.1407086 +CJSWG = 3.3E-10 PBSWG = 0.8 MJSWG = 0.1407086+CF = 0 PVTH0 = -6.317463E-6 PRDSW = -.8440536+PK2 = 9.250773E-4 WKETA = 1.074587E-3 LKETA = -.453047E-3+PU0 = 4.3638022 PUA = -1.50117E-12 PUB = 0+PVSAT = 1.356677E3 PETA0 = 1.003159E-4 PKETA = -2.902589E-3

PMOSLEVEL = 7+VERSION = 3.1 TNOM = 27 TOX = 4.1E-9+XJ = 1E-7 NCH = 4.1589E17 VTH0 = -0.38888+K1 = 0.5636481 K2 = 0.0308017 K3 = 0+K3B = 7.400372 W0 = 1E-6 NLX = 1.385693E-7+DVT0W = 0 DVT1W = 0 DVT2W = 0+DVT0 = 0.5846878 DVT1 = 0.2165736 DVT2 = 0.1+U0 = 3.6325808 UA = 1.459877E-9 UB = 1.18636E-21+UC = -1E-10 VSAT = 2E5 A0 = 1.7849198+AGS = 0.3754547 B0 = 3.172437E-7 B1 = 7.280105E-7+KETA = 0.0156934 A1 = 0.3222966 A2 = 0.3+RDSW = 196.7345438 PRWG = 0.5 PRWB = -0.1589203+WR = 1 WINT = 0 LINT = 2.702835E-8+XL = 0 XW = -1E-8 DWG = -2.627805E-8+DWB = 1.03876E-9 VOFF = - 0.0927458 NFACTOR = 2+CIT = 0 CDSC = 2.4E-4 CDSCD = 0+CDSCB = 0 ETA0 = 0.145648 ETAB = -0.0543017+DSUB = 0.9610783 PCLM = 2.0812378 PDIBLC1 = 7.131255E-4 +PDIBLC2 = 0.0185628 PDIBLCB = -9.170788E-4 DROUT = 0+PSCBE1 = 3.206374E9 PSCBE2 = 9.279285E-10 PVAG = 15+DELTA = 0.01 RSH = 7.3 MOBMOD = 1+PRT = 0 UTE = -1.5 KT1 = -0.11+KT1L = 0 KT2 = 0.022 UA1 = .31E-9+UB1 = -7.61E-18UC1 = -5.6E-11 AT = 3.3E4+WL = 0 WLN = 1 WW= 0+WWN = 1 WWL = 0 LL = 0+LLN = 1LW = 0 LWN = 1+LWL = 0 CAPMOD = 2 XPART = 0.5+CGDO = 6.41E-10CGSO = 6.41E-10 CGBO = 1E-12+CJ = 1.136354E-3 PB = 0.8459606 MJ = 0.4088875+CJSW = 2.255183E-10 PBSW = 0.832695 MJSW = 0.3342249+CJSWG = 4.22E-10 PBSWG = 0.832695 MJSWG = 0.3342249+CF = 0 PVTH0 = 4.532819E-3 PRDSW = 7.6587079+PK2 = 3.513392E-3 WKETA = 0.0251295LKETA = -2.32504E-3+PU0 = -.4738884 PUA = -8.40745E-11 PUB = 1E-21+PVSAT = -50 PETA0 = 1E-4 PKETA = -2.114056E-3

4.1. The DC Transfer Characteristic

The VDTA structure shown in Figure 3 [10] with supply voltages of ±0.9 V is used for simulation. The same aspect ratios of the MOS transistors are used as given in [10]. The DC transfer characteristic of the VDTA, as shown in Figure 6, is plotted for μA, which resulted in μ A/V.

4.2. Frequency Response

The LP, HP, and BP filter responses for both VM and CM filter structures with  MHz and are shown in Figures 7(a) and 7(b), respectively. The passive components were chosen as  nF and  KΩ. The tuning of gain expression for low pass filter with respect to is shown in Figure 7(c).

It may be observed from (7) and (8) that can be tuned by changing either capacitance values () or the transconductances (). The transconductance variation can be obtained through bias current adjustment. The tuning can be accomplished through without affecting . The orthogonal adjustment of and is shown by plotting the BP responses for  KHz, 1 MHz, and 10 MHz while keeping fixed at 1. The responses for VM and CM structures are shown in Figures 8(a) and 8(b), respectively. Similarly, the simulation results for , 1, and 5 when remains constant at 1 MHz, for VM and CM topologies, are shown in Figures 9(a) and 9(b), respectively. It is evident from Figures 8 and 9 that and are orthogonally tunable.

Another set of simulations have been carried out to examine frequency response limitations of the proposed structure. Low pass current mode response is used for illustration. The simulations conditions on bias currents are kept the same as reported in the beginning while the capacitor values are changed and corresponding theoretical and simulated pole frequencies are noted and listed in Table 3. It may be noted that there is a close match between theoretical and simulated pole frequencies when the values of external capacitors are chosen to be sufficiently greater than parasitic capacitances. However, a significant deviation is seen when external capacitances are selected close to parasitics (tens of fF order). Further, it is also observed that parasites limit frequency range because their pole frequencies are much lower than those for tracking errors.

Capacitor valueTheoretical Simulated % frequency deviation

0.1 nF1.01231 MHz1.06 MHz4.5
0.01 nF10.1231 MHz10.639 MHz4.8
1 pF101.231 MHz108.854 MHz7.0
0.1 pF1.01231 GHz886.833 MHz12.3
0.01 pF10.1231 GHz2.269 GHz77.0
1 fF101.231 GHz2.76 GHz97.3

4.3. Transient Response

The time domain behaviour of the VM BP filter is also studied by applying three sinusoidal frequency components: a low frequency signal of 1 MHz, a high frequency component of 100 MHz, and the third component of 10 MHz which is of the BP filter. The input signal is shown in Figure 10(a) and its frequency spectrum is depicted in Figure 10(b). The transient response of the filter and the associated frequency spectrum are shown in Figures 11(a) and 11(b), respectively. It may be noted that the frequency components other than are significantly attenuated.

To observe the transient response of CM BP filter, it is driven by an input current signal consisting of three frequency components: 1 KHz, 10 KHz, and 100 KHz. The BP filter is designed for an  KHz. The related results are depicted in Figures 12 and 13 which clearly show that the signals outside the bandwidth of BP filter are significantly attenuated.

To check the quality of the output of BP filter, the percentage total harmonic distortion (%THD) with the sinusoidal input signal is obtained as shown in Figure 14. It is observed from Figure 14(a) that the %THD remains considerably low [19] for input signal values up to 500 mV for VM topology. Similarly, it may be noted from Figure 14(b) that the %THD is well below 7% for current signals up to 200 μA. The simulated value of power dissipation, in both VM and CM operations, is observed to be 0.54 mW.

5. Conclusion

A single VDTA based dual mode SIMO biquad which realizes LP, HP, and BP responses has been proposed in this paper. The proposed biquad is a SIMO structure and can be configured as voltage mode or current mode with appropriate input excitation selection. The angular frequency and the quality factor of the proposed configuration can be controlled in a noninteractive manner. The filter is electronically tunable. The filter structure functionality is verified through SPICE simulations and both frequency and transient responses are studied.

Competing Interests

The authors declare that they have no competing interests.


  1. C. Toumazau, F. J. Lidgey, and D. G. Haigh, Analogue IC Design: The Current-mode Approach, Peter Peregrinus Limited, London, UK, 1990.
  2. D. Biolek, R. Senani, V. Biolkova, and Z. Kolka, “Active elements for analog signal processing: classification, review, and new proposals,” Radioengineering, vol. 17, no. 4, pp. 15–32, 2008. View at: Google Scholar
  3. N. Pandey and S. K. Paul, “Differential difference current conveyor transconductance amplifier: a new analog building block for signal processing,” Journal of Electrical and Computer Engineering, vol. 2011, Article ID 361384, 10 pages, 2011. View at: Publisher Site | Google Scholar
  4. D. Biolek, “CDTA—building block for current-mode analog signal processing,” in Proceedings of the European Conference on Circuit Theory and Design (ECCTD '03), vol. 3, pp. 397–400, 2003. View at: Google Scholar
  5. W. Tangsrirat and W. Surakampontorn, “Single-resistance-controlled quadrature oscillator and universal biquad filter using CFOAs,” AEU—International Journal of Electronics and Communications, vol. 63, no. 12, pp. 1080–1086, 2009. View at: Publisher Site | Google Scholar
  6. R. Pandey, N. Pandey, S. K. Paul, A. Singh, B. Sriram, and K. Trivedi, “Novel grounded inductance simulator using single OTRA,” International Journal of Circuit Theory and Applications, vol. 42, no. 10, pp. 1069–1079, 2014. View at: Publisher Site | Google Scholar
  7. N. Herencsár, J. Koton, K. Vrba, and I. Lattenberg, “New voltage-mode universal filter and sinusoidal oscillator using only single DBTA,” International Journal of Electronics, vol. 97, no. 4, pp. 365–379, 2010. View at: Publisher Site | Google Scholar
  8. R. Pandey, N. Pandey, T. Negi, and V. Garg, “CDBA based universal inverse filter,” ISRN Electronics, vol. 2013, Article ID 181869, 6 pages, 2013. View at: Publisher Site | Google Scholar
  9. N. Herencsar, J. Koton, and K. Vrba, “Single CCTA-based universal biquadratic filters employing minimum components,” International Journal of Electrical and Computer Engineering, vol. 1, no. 3, pp. 316–319, 2009. View at: Google Scholar
  10. D. Biolek, M. Shaktour, V. Biolkova, and Z. Kolka, “Current-input current-output universal biquad employing two bulk-driven VDTAs,” in Proceedings of the 4th International Congress on Ultra Modern Telecommunications and Control Systems (ICUMT '12), pp. 484–489, IEEE, St. Petersburg, Russia, October 2012. View at: Publisher Site | Google Scholar
  11. A. Yeşil, F. Kaçar, and H. Kuntman, “New simple CMOS realization of voltage differencing transconductance amplifier and its RF filter application,” Radioengineering, vol. 20, no. 3, pp. 632–637, 2011. View at: Google Scholar
  12. D. Prasad, D. R. Bhaskar, and M. Srivastava, “Universal current-mode biquad filter using a VDTA,” Circuits and Systems, vol. 4, pp. 29–33, 2013. View at: Publisher Site | Google Scholar
  13. J. Satansup, T. Pukkalanun, and W. Tangsrirat, “Electronically tunable single-input five-output voltage-mode universal filter using VDTAs and grounded passive elements,” Circuits, Systems, and Signal Processing, vol. 32, no. 3, pp. 945–957, 2013. View at: Publisher Site | Google Scholar
  14. J. Satansup and W. Tangsrirat, “Single VDTA-based current-mode electronically tunable multifunction filter,” in Proceedings of the 4th International Science, Social Science, Engineering and Energy Conference, pp. 1–8, 2012. View at: Google Scholar
  15. J. Satansup, T. Pukkalanun, and W. Tangsrirat, “Electronically tunable current-mode universal filter using VDTAs and grounded capacitors,” in Proceedings of the International Multiconference of Engineers and Computer Scientists, vol. 2, pp. 647–650, 2013. View at: Google Scholar
  16. J. Satansup and W. Tangsrirat, “Compact VDTA-based current-mode electronically tunable universal filters using grounded capacitors,” Microelectronics Journal, vol. 45, no. 6, pp. 613–618, 2014. View at: Publisher Site | Google Scholar
  17. J. Satansup and W. Tangsrirat, “VDTA based voltage-mode electronically tunable universal filter,” in Proceedings of the 27th International Technical Conference on Circuits/Systems, Computers and Communications, pp. 1–4, July 2012. View at: Google Scholar
  18. N. Singhal, R. Pandey, and N. Pandey, “Dual mode biquadratic filter using single VDTA,” International Journal of Electrical and Electronics Engineers, vol. 6, pp. 134–139, 2014. View at: Google Scholar
  19. E. S. Erdogan, R. O. Topaloglu, H. Kuntman, and O. Cicekoglu, “New current-mode special function continuous-time active filters employing only OTAs and OPAMPs,” International Journal of Electronics, vol. 91, no. 6, pp. 345–359, 2004. View at: Publisher Site | Google Scholar

Copyright © 2016 Rajeshwari Pandey et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

More related articles

672 Views | 425 Downloads | 1 Citation
 PDF  Download Citation  Citation
 Download other formatsMore
 Order printed copiesOrder

Related articles

We are committed to sharing findings related to COVID-19 as quickly and safely as possible. Any author submitting a COVID-19 paper should notify us at to ensure their research is fast-tracked and made available on a preprint server as soon as possible. We will be providing unlimited waivers of publication charges for accepted articles related to COVID-19. Sign up here as a reviewer to help fast-track new submissions.