Table of Contents Author Guidelines Submit a Manuscript
Journal of Engineering
Volume 2016, Article ID 8027150, 10 pages
http://dx.doi.org/10.1155/2016/8027150
Research Article

Hybrid Dynamic MCML Style: A High Speed Dynamic MCML Style

1Department of Electronics and Communication Engineering, Delhi Technological University, New Delhi 110042, India
2Department of Electronics and Communication Engineering, Bharati Vidyapeeth’s College of Engineering, New Delhi 110063, India

Received 30 September 2015; Revised 20 December 2015; Accepted 21 December 2015

Academic Editor: Alfio D. Grasso

Copyright © 2016 Neeta Pandey et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. B. Davari, R. H. Dennard, and G. G. Shahidi, “CMOS scaling for high performance and low power—the next ten years,” Proceedings of the IEEE, vol. 83, no. 4, pp. 595–606, 1995. View at Publisher · View at Google Scholar · View at Scopus
  2. International Technology Roadmap for Semiconductors, “Radio frequency and analog/mixed signal technologies for wireless communications,” Tech. Rep., ITRS, 2005. View at Google Scholar
  3. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, “Low-power CMOS digital design,” IEEE Journal of Solid-State Circuits, vol. 27, no. 4, pp. 473–484, 1992. View at Publisher · View at Google Scholar
  4. P. Ng, P. T. Balsara, and D. Steiss, “Performance of CMOS differential circuits,” IEEE Journal of Solid-State Circuits, vol. 31, no. 6, pp. 841–846, 1996. View at Publisher · View at Google Scholar · View at Scopus
  5. N. H. E. Weste and D. Harris, Principles of CMOS VLSI Design: A System Perspective, Addison-Wesley, 3rd edition, 2004.
  6. R. H. Krambeck, C. M. Lee, and H.-F. S. Law, “High-speed compact circuits with CMOS,” IEEE Journal of Solid-State Circuits, vol. 17, no. 3, pp. 614–619, 1982. View at Google Scholar · View at Scopus
  7. P. van der Meer, A. van Staveren, and A. van Roermund, Low-Power Deep Sub-Micron CMOS Logic: Sub-Threshold Current Reduction, The Springer International Series in Engineering and Computer Science, Springer, New York, NY, USA, 2004.
  8. S.-M. Kang and Y. Leblebici, CMOS Digital Integrated Circuits, Tata McGraw-Hill Education, 2003.
  9. M. Alioto and G. Palumbo, “Power-aware design techniques for nanometer MOS current-mode logic gates: a design framework,” IEEE Circuits and Systems Magazine, vol. 6, no. 4, pp. 40–59, 2006. View at Publisher · View at Google Scholar · View at Scopus
  10. M. Alioto and G. Palumbo, “Design strategy for source coupled logic gates,” IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 50, no. 5, pp. 640–654, 2003. View at Publisher · View at Google Scholar
  11. M. Alioto and G. Paulumbo, “Model and design of bipolar and MOS current-mode logic,” IEEE Transactions on Circuits and Systems—Part I: Fundamental theory and Applications, vol. 46, pp. 1330–1341, 1999. View at Google Scholar
  12. J. M. Musicer and J. Rabaey, “MOS current mode logic for low power, low noise CORDIC computation in mixed-signal environments,” in Proceedings of the Symposium on Low Power Electronics and Design (ISLPED '00), pp. 102–107, IEEE, Rapallo, Italy, July 2000. View at Publisher · View at Google Scholar · View at Scopus
  13. M. Mizuno, M. Yamashina, K. Furuta et al., “A GHz MOS, adaptive pipeline technique using MOS current-mode logic,” IEEE Journal of Solid-State Circuits, vol. 31, no. 6, pp. 784–790, 1996. View at Publisher · View at Google Scholar · View at Scopus
  14. M. Yamashina and H. Yamada, “An MOS current mode logic (MCML) circuit for low-power sub-GHz processors,” IEICE Transactions on Electronics, vol. E75-C, pp. 1181–1187, 1992. View at Google Scholar
  15. M. W. Allam and M. I. Elmasry, “Dynamic current mode logic (Dynamic CML): a new low-power high performance logic family,” in Proceedings of the IEEE Custom Integrated Circuits Conference (CICC), pp. 421–424, Orlando, Fla, USA, 2000. View at Publisher · View at Google Scholar
  16. M. W. Allam and M. I. Elmasry, “Dynamic current mode logic (DyCML): a new low-power high-performance logic style,” IEEE Journal of Solid-State Circuits, vol. 36, no. 3, pp. 550–558, 2001. View at Publisher · View at Google Scholar · View at Scopus