Realization of IIR Decimation Filters Based on Merged Delay Transformation

Farooq, Umar; Jamal, Habibullah; Khan, Shoab Ahmed

doi:https://doi.org/10.1155/2007/53296

Journal of Electrical and Computer Engineering

On this page

Abstract References Copyright Related Articles

Research Letter | Open Access

Volume 2007 | Article ID 053296 | https://doi.org/10.1155/2007/53296

Realization of IIR Decimation Filters Based on Merged Delay Transformation

Umar Farooq,¹Habibullah Jamal,¹and Shoab Ahmed Khan²

Academic Editor: C. Chung Ko

Received26 Jul 2007

Accepted16 Oct 2007

Published11 Nov 2007

Abstract

A novel realization of IIR decimation filters is proposed which is based on merged delay transformation. The transformation is derived analytically and can be applied directly to first- and second-order IIR filters. Computational efficiency is enhanced because the current output can be directly computed from Mth old output. The output data rate is decreased by M by merging M number of delay elements in the recursive path. The proposed transformation is applied to higher-order IIR filter by decomposing it into parallel first-order and second-order sections. This transformation not only gives better stability for coefficient quantization but also reduces the requirement on processing clock, for sample, rate reduction. Filtering and down sampling are performed in the same stage. Number of multiplications is reduced by 45% as compared to the conventional IIR filters where all output samples are computed.

References

H. Johansson and L. Wanhammar, “High-speed recursive filter structures composed of identical all-pass subfilters for interpolation, decimation, and qmf banks with perfect magnitude reconstruction,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 46, no. 1, pp. 16–28, 1999.
View at: Publisher Site | Google Scholar
H. Aboushady, Y. Dumonteix, M.-M. Louërat, and H. Mehrez, “Efficient polyphase decomposition of comb decimation filters in $Σ Δ$ analog-to-digital converters,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 48, no. 10, pp. 898–903, 2001.
View at: Publisher Site | Google Scholar
M. G. Bellanger, G. Bonnerot, and M. Coudreuse, “Digital filtering by polyphase network: application to sample-rate alteration and filter banks,” IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 24, no. 2, pp. 109–114, 1976.
View at: Publisher Site | Google Scholar
K. H. Abed, V. Venugopal, and S. B. Nerurkar, “High speed digital filter design using minimal signed digit representation,” in Proceedings of IEEE SoutheastCon Conference (SECON '05), pp. 105–110, Fort Lauderdale, Fla, USA, April 2005.
View at: Publisher Site | Google Scholar
S. B. Nerurkar and K. H. Abed, “Low-power decimator design using approximated linear-phase N-band IIR filter,” IEEE Transactions on Signal Processing, vol. 54, no. 4, pp. 1550–1553, 2006.
View at: Publisher Site | Google Scholar
A. V. Oppenheim and R. W. Schafer, Discrete-Time Signal Processing, chapter 6, Prentice-Hall of India, New Delhi, India, 2001.
View at: Google Scholar
C. M. Rader, “The rise and fall of recursive digital filters,” IEEE Signal Processing Magazine, vol. 23, no. 6, pp. 46–49, 2006.
View at: Publisher Site | Google Scholar

Copyright

Copyright © 2007 Umar Farooq et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

PDF Download Citation Order printed copies

Views

603

Downloads

1259

Citations