Semidigital PLL Design for Low-Cost Low-Power Clock Generation

Figure 16

Power consumption analysis.