Semidigital PLL Design for Low-Cost Low-Power Clock Generation

Figure 3

State-variable model of type II PLL.