Semidigital PLL Design for Low-Cost Low-Power Clock Generation

Figure 4

(a) Basic concept and (b) linear model.

(a)

(b)