Table of Contents Author Guidelines Submit a Manuscript
Journal of Electrical and Computer Engineering
Volume 2011, Article ID 670508, 6 pages
http://dx.doi.org/10.1155/2011/670508
Research Article

New Low-Power Tristate Circuits in Positive Feedback Source-Coupled Logic

1Electronics and Communication Department, Delhi Technological University, New Delhi, India
2Electronics and Communication Division, Netaji Subhas Institute of Technology, New Delhi, India

Received 31 March 2011; Revised 29 June 2011; Accepted 24 July 2011

Academic Editor: Mohamad Sawan

Copyright © 2011 Kirti Gupta et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. D. J. Allstot, S. H. Chee, S. Kiaei, and M. Shrivastawa, “Folded source-coupled logic vs. CMOS static logic for low-noise mixed-signal IC's,” IEEE Transactions on Circuits and Systems I, vol. 40, no. 9, pp. 553–563, 1993. View at Publisher · View at Google Scholar · View at Scopus
  2. A. P. Chandrakasan and R. W. Brodersen, Low Power Digital CMOS Design, Kluwer Academic Publishers, Boston, Mass, USA, 1995.
  3. J. Yuan and C. Svensson, “New single clock CMOS latches and flip-flops with improved speed and power savings,” IEEE Journal of Solid-State Circuits, vol. 32, pp. 62–69, 1997. View at Google Scholar
  4. U. Ko, P. T. Balsara, and W. Lee, “Low-power design techniques for high-performance CMOS adders,” IEEE Transactions on Very Large Scale Integration Systems, vol. 3, no. 2, pp. 327–333, 1995. View at Google Scholar
  5. C. Nagendra, M. J. Irwin, and R. M. Owens, “Area-time-power tradeoffs in parallel adders,” IEEE Transactions on Circuits and Systems II, vol. 43, no. 10, pp. 689–702, 1996. View at Google Scholar · View at Scopus
  6. J. Kundan and S. M. Rezaul Hasan, “Enhanced folded source-coupled logic technique for low-voltage mixed-signal integrated circuits,” IEEE Transactions on Circuits and Systems II, vol. 47, no. 8, pp. 810–817, 2000. View at Publisher · View at Google Scholar · View at Scopus
  7. M. Alioto and G. Palumbo, “Power-delay trade-offs in SCL gates,” in IEEE International Symposium on Circuits and Systems, pp. 249–252, May 2002. View at Scopus
  8. M. Alioto, A. Fort, L. Pancioni, S. Rocchi, and V. Vignoli, “Positive-feedback source-coupled logic: a delay model,” in Proceedings of IEEE International Symposium on Cirquits and Systems, pp. 641–644, May 2004. View at Scopus
  9. M. Alioto, L. Pancioni, S. Rocchi, and V. Vignoli, “Modeling and evaluation of positive-feedback source-coupled logic,” IEEE Transactions on Circuits and Systems I, vol. 51, no. 12, pp. 2345–2355, 2004. View at Publisher · View at Google Scholar · View at Scopus
  10. M. Alioto, A. Fort, L. Pancioni, S. Rocchi, and V. Vignoli, “An approach to the design of PFSCL gates,” in IEEE International Symposium on Circuits and Systems (ISCAS '05), pp. 2437–2440, May 2005. View at Publisher · View at Google Scholar · View at Scopus
  11. M. Alioto, L. Pancioni, S. Rocchi, and V. Vignoli, “Power-delay-area-noise margin trade-offs in positive-feedback source-coupled logic gates,” IEEE Transactions on Circuits and Systems. I, vol. 54, no. 9, pp. 1916–1928, 2007. View at Google Scholar
  12. M. Alioto, L. Pancioni, S. Rocchi, and V. Vignoli, “Exploiting hysteresys in MCML circuits,” IEEE Transactions on Circuits and Systems II, vol. 53, no. 11, pp. 1170–1174, 2006. View at Publisher · View at Google Scholar · View at Scopus
  13. D. Rennie and M. Sachdev, “Comparative robustness of CML phase detectors for clock and data recovery circuits,” in 8th International Symposium on Quality Electronic Design (ISQED '07), pp. 305–310, March 2007. View at Publisher · View at Google Scholar · View at Scopus
  14. M. Shoji, CMOS Digital Circuit Technology, Prentice-Hall, Englewood Cliffs, NJ, USA, 1988.
  15. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design: A System Perspective, Addison-Wesley, Reading, Mass, USA, 1986.