Journals
Publish with us
Publishing partnerships
About us
Blog
Journal of Electrical and Computer Engineering
Journal overview
For authors
For reviewers
For editors
Table of Contents
Special Issues
Journal of Electrical and Computer Engineering
/
2011
/
Article
/
Fig 12
/
Research Article
VLSI Implementation of a Distributed Algorithm for Fault-Tolerant Clock Generation
Figure 12
Timing paths of the interlocking constraint.
