Memory Map: A Multiprocessor Cache Simulator

Figure 3

(a) SPM and (b) L2 cache hit ratio.

(a)

(b)