A State-Based Modeling Approach for Efficient Performance Evaluation of Embedded System Architectures at Transaction Level

Figure 15

Evolution of the estimated memory cost (in Kbit) for architecture I.