Table of Contents Author Guidelines Submit a Manuscript
Journal of Electrical and Computer Engineering
Volume 2012 (2012), Article ID 537327, 16 pages
http://dx.doi.org/10.1155/2012/537327
Research Article

A State-Based Modeling Approach for Efficient Performance Evaluation of Embedded System Architectures at Transaction Level

IREENA, EA1770, Université de Nantes, Polytech-Nantes, rue C. Pauc, Bât. IRESTE, BP 50609, 44000 Nantes, France

Received 29 June 2011; Revised 7 October 2011; Accepted 20 November 2011

Academic Editor: Philippe Coussy

Copyright © 2012 Anthony Barreteau et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. C. H. van Berkel, “Multi-core for mobile phones,” in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE '09), pp. 1260–1265, April 2009. View at Scopus
  2. D. Densmore, R. Passerone, and A. Sangiovanni-Vincentelli, “A platform-based taxonomy for ESL design,” IEEE Design and Test of Computers, vol. 23, no. 5, pp. 359–373, 2006. View at Publisher · View at Google Scholar · View at Scopus
  3. M. Gries, “Methods for evaluating and covering the design space during early design development,” Integration, the VLSI Journal, vol. 38, no. 2, pp. 131–183, 2004. View at Publisher · View at Google Scholar · View at Scopus
  4. A. D. Pimentel, C. Erbas, and S. Polstra, “A systematic approach to exploring embedded system architectures at multiple abstraction levels,” IEEE Transactions on Computers, vol. 55, no. 2, pp. 99–111, 2006. View at Publisher · View at Google Scholar · View at Scopus
  5. C. Haubelt, J. Falk, J. Keinert et al., “A systemC-based design methodology for digital signal processing systems,” EURASIP Journal on Embedded Systems, vol. 2007, Article ID 47580, 22 pages, 2007. View at Publisher · View at Google Scholar
  6. F. Ghenassia, Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems, Springer, 2005.
  7. L. Gai and D. Gajski, “Transaction level modeling: an overview,” in Proceedings of the 1st IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '03), pp. 19–24, Newport Beach, Calif, USA, October 2003.
  8. D. D. Gajski, J. Zhu, R. Dömer, A. Gerstlauer, and S. Zhao, SpecC: Specification Language and Design Methodology, Kluwer Academic, Dodrecht, The Netherlands, 2000.
  9. Open SystemC Initiative (OSCI), “Functional specification for SystemC 2.0,” http://www.systemc.org.
  10. Open SystemC Initiative TLM Working Group, Transaction Level Modeling Standard 2 (TLM 2), June 2008.
  11. R. Dömer, A. Gerstlauer, J. Peng et al., “System-on-chip environment: a SpecC-based framework for heterogeneous MPSoC design,” EURASIP Journal on Embedded Systems, vol. 2008, no. 1, Article ID 647953, 2008. View at Publisher · View at Google Scholar · View at Scopus
  12. Soclib: a modelisation and simulation platform for system on chip design, 2003, http://www.soclib.fr.
  13. G. Schirner and R. Dömer, “Quantitative analysis of the speed/accuracy trade-off in transaction level modeling,” Transactions on Embedded Computing Systems, vol. 8, no. 1, article 4, 2008. View at Publisher · View at Google Scholar · View at Scopus
  14. P. Lieverse, P. van Der Wolf, K. Vissers, and E. F. Deprettere, “A methodology for architecture exploration of heterogeneous signal processing systems,” The Journal of VLSI Signal Processing, vol. 29, no. 3, pp. 197–207, 2001. View at Publisher · View at Google Scholar · View at Scopus
  15. T. Wild, A. Herkersdorf, and G. Y. Lee, “TAPES-Trace-based architecture performance evaluation with SystemC,” Design Automation for Embedded Systems, vol. 10, no. 2-3, pp. 157–179, 2005. View at Publisher · View at Google Scholar · View at Scopus
  16. T. Arpinen, E. Salminen, T. D. Hämäläinen, and M. Hännikäinen, “Performance evaluation of UML2-modeled embedded streaming applications with system-level simulation,” EURASIP Journal on Embedded Systems, vol. 2009, Article ID 826296, 16 pages, 2009. View at Publisher · View at Google Scholar · View at Scopus
  17. J. Kreku, M. Hoppari, T. Kestilä et al., “Combining UML2 application and systemC platform modelling for performance evaluation of real-time embedded systems,” EURASIP Journal on Embedded Systems, vol. 2008, Article ID 712329, 18 pages, 2008. View at Publisher · View at Google Scholar · View at Scopus
  18. Object Management Group (OMG), “A UML profile for MARTE, beta 1 specification,” August 2007.
  19. A. Viehl, B. Sander, O. Bringmann, and W. Rosenstiel, “Integrated requirement evaluation of non-functional system-on-chip properties,” in Proceedings of the Forum on Specification, Verification and Design Languages (FDL'08), pp. 105–110, Stuttgart, Germany, September 2008. View at Publisher · View at Google Scholar
  20. J. P. Calvez, Embedded Real-Time Systems: A Specification and Design Methodology, John Wiley & Sons, New York, NY, USA, 1993.
  21. D. Harel and M. Politi, Modeling Reactive Systems with Statechart, McGraw-Hill, 1993.
  22. D. D. Gajski, Principles of Digital Design, Prentice-Hall, 1996.
  23. S. Le Nours, A. Barreteau, and O. Pasquier, “Modeling technique for simulation time speed-up of performance computation in transaction level models,” in Proceedings of the Forum of specification and Design Languages (FDL '10), vol. 2010, pp. 136–141, Southampton, UK, September 2010. View at Publisher · View at Google Scholar
  24. CoFluent Design, http://www.cofluentdesign.com/.
  25. Xilinx. LogiCORE Fast Fourier Transform v7.1., http://www.xilinx.com/support/documentation/ip_documentation/xfft_ds260.pdf.
  26. E. Dahlman, S. Parkvall, J. Skold, and P. Beming, 3G Evolution, HSPA and LTE for Mobile Broadband, Academic Press, 2008.
  27. C. Jalier, D. Lattard, A. A. Jerraya, G. Sassatelli, P. Benoit, and L. Torres, “Heterogeneous vs homogeneous MPSoC approaches for a mobile LTE modem,” in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE '10), pp. 184–189, Dresden, Germany, March 2010. View at Scopus
  28. 3GPP. TS 36.201, Evolved Universal Terrestrial Radio Access (E-UTRA); LTE physical layer; General description, March 2010, http://www.3gpp.org/ftp/Specs/html-info/36201.htm.
  29. 3GPP. TS 36.211 V9.1.0, Evolved Universal Terrestrial Radio Access (E-UTRA); Physical channels and modulation, April 2010, http://www.3gpp.org/ftp/specs/html-info/36211.htm.
  30. J. Berkmann, C. Carbonelli, F. Dietrich, C. Drewes, and W. Xu, “On 3 G LTE terminal implementation—standard, algorithms, complexities and challenges,” in Proceedings of the International Wireless Communications and Mobile Computing Conference (IWCMC '08), pp. 970–975, August 2008. View at Publisher · View at Google Scholar · View at Scopus