Journals
Publish with us
Publishing partnerships
About us
Blog
Journal of Electrical and Computer Engineering
Journal overview
For authors
For reviewers
For editors
Table of Contents
Special Issues
Journal of Electrical and Computer Engineering
/
2012
/
Article
/
Fig 12
/
Research Article
Task-Level Data Model for Hardware Synthesis Based on Concurrent Collections
Figure 12
TLDM versus CnC: iterator domain and access pattern are explicitly specified in TLDM.