Table of Contents Author Guidelines Submit a Manuscript
Journal of Electrical and Computer Engineering
Volume 2012, Article ID 728191, 14 pages
http://dx.doi.org/10.1155/2012/728191
Research Article

Status Data and Communication Aspects in Dynamically Clustered Network-on-Chip Monitoring

1Turku Centre for Computer Science (TUCS), Joukahaisenkatu 3-5 B, 20520 Turku, Finland
2Department of Information Technology, University of Turku, 20014 Turku, Finland

Received 1 July 2011; Revised 28 October 2011; Accepted 1 November 2011

Academic Editor: Sao-Jie Chen

Copyright © 2012 Ville Rantala et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. W. J. Dally and B. Towles, “Route packets, not wires: on-chip interconnection networks,” in Proceedings of the 38th Design Automation Conference, pp. 684–689, June 2001. View at Scopus
  2. L. Benini and G. De Micheli, “Networks on Chip: a new paradigm for systems on chip design,” in Proceedings of the Design, Automation and Test in Europe (DATE '02), pp. 418–419, 2002.
  3. C. Grecu, A. Ivanov, R. Saleh, and P. P. Pande, “Testing network-on-chip communication fabrics,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 12, pp. 2201–2213, 2007. View at Publisher · View at Google Scholar
  4. D. Bertozzi, L. Benini, and G. De Micheli, “Error control schemes for on-chip communication links: the energy-reliability tradeoff,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 6, pp. 818–831, 2005. View at Publisher · View at Google Scholar · View at Scopus
  5. T. Lehtonen, D. Wolpert, P. Liljeberg, J. Plosila, and P. Ampadu, “Self-adaptive system for addressing permanent errors in on-chip interconnects,” IEEE Transactions on Very Large Scale Integration Systems, vol. 18, no. 4, pp. 527–540, 2010. View at Publisher · View at Google Scholar
  6. V. Rantala, T. Lehtonen, P. Liljeberg, and J. Plosila, “Analysis of monitoring structures for network-on-chip—a distributed approach,” IGI International Journal of Embedded and Real-Time Communication Systems, vol. 2, no. 1, pp. 49–67, 2011. View at Google Scholar
  7. W. J. Dally and B. Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann, 2004.
  8. V. Nollet, T. Marescaux, and D. Verkest, “Operating-system controlled Network on Chip,” in Proceedings of the 41st Design Automation Conference, pp. 256–259, 2004.
  9. R. Mouhoub and O. Hammami, “NoC monitoring hardware support for fast NoC design space exploration and potential NoC partial dynamic reconfiguration,” in Proceedings of the International Symposium on Industrial Embedded Systems (IES '06), pp. 1–10, October 2006.
  10. K. Goossens, J. Dielissen, and A. Rǎdulescu, “Æthereal network on chip: concepts, architectures, and implementations,” IEEE Design and Test of Computers, vol. 22, no. 5, pp. 414–421, 2005. View at Publisher · View at Google Scholar
  11. C. Ciordas, K. Goossens, T. Basten, A. Radulescu, and A. Boon, “Transaction monitoring in networks on chip: the on-chip run-time perspective,” in Proceedings of the International Symposium on Industrial Embedded Systems (IES '06), pp. 1–10, October 2006. View at Publisher · View at Google Scholar · View at Scopus
  12. J. van den Brand, C. Ciordas, K. Goossens, and T. Basten, “Congestion-controlled best-effort communication for Networks-on-Chip,” in Proceedings of the Design, Automation and Test in Europe (DATE '07), pp. 1–6, April 2007.
  13. M. Al Faruque, T. Ebi, and J. Henkel, “ROAdNoC: runtime observability for an adaptive Network on Chip architecture,” in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD '08), pp. 543–548, November 2008.
  14. T. Marescaux, A. Rångevall, V. Nollet, A. Bartic, and H. Corporaal, “Distributed congestion control for packet switched Networks on Chip,” in Proceedings of the International Conference ParCo, pp. 761–768, 2005.
  15. P. Gratz, B. Grot, and S. Keckler, “Regional congestion awareness for load balance in networks-on-chip,” in Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture (HPCA '08), pp. 203–214, February 2008.
  16. V. Rantala, T. Lehtonen, P. Liljeberg, and J. Plosila, “Analysis of status data update in dynamically clustered network-on-chip monitoring,” in Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems (PECCS '11), March 2011.