Journal of Electrical and Computer Engineering

Research Article

Ultra-Low Leakage Arithmetic Circuits Using Symmetric and Asymmetric FinFETs

Figure 6

(a) Optimal configuration for symmetric TG full adder, (b) optimal configuration for asymmetric TG full adder.
454392.fig.006a
(a)
454392.fig.006b
(b)